- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT384LE Telecomm/Datacomm PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT384LE |
| 元件分類： | 通信、網(wǎng)絡(luò)模塊及開發(fā)工具 |
| 英文描述： | Telecomm/Datacomm |
| 中文描述： | 電信/數(shù)據(jù)通信 |
| 文件頁數(shù)： | 13/80頁 |
| 文件大?。?/td> | 1112K |
| 代理商： | LXT384LE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Octal T1/E1/J1 Transceiver
—
LXT384
Datasheet
13
7
7
8
8
D3
D3
D2
D2
TNEG6
UBS6
TPOS6
TDATA6
DI
DI
DI
DI
Transmit Negative Data Input.
Unipolar/Bipolar Select Input.
Transmit Positive Data Input.
Transmit Data Input.
Bipolar Mode:
TPOS/TNEG are active High NRZ inputs. TPOS indicates the
transmission of a positive pulse whereas TNEG indicates the
transmission of a negative pulse.
Unipolar Mode:
When TNEG/UBS is pulled High for more than 16 consecutive TCLK
clock cycles, unipolar I/O is selected. In unipolar mode, B8ZS/HDB3 or
AMI encoding/decoding is determined by the CODEN pin (hardware
mode) or by the CODEN bit in the GCR register (software mode).
TDATA is the data input in unipolar I/O mode.
9
D1
TCLK6
DI
Transmit Clock Input.
10
E1
MCLK
DI
Master Clock Input. MCLK is an independent, free-running reference
clock. It
’
s frequency should be 1.544 MHz for T1 operation and 2.048
MHz for E1 operation.
This reference clock is used to generate several internal reference
signals:
Timing reference for the integrated clock recovery unit
Timing reference for the integrated digital jitter attenuator
Generation of RCLK signal during a loss of signal condition
Reference clock during a blue alarm transmit all ones condition
Reference timing for the parallel processor wait state generation
logic
If MCLK is High, the PLL clock recovery circuit is disabled. In this mode,
the LXT384 operates as simple data receiver.
If MCLK is Low, the complete receive path is powered down and the
output pins RCLK, RPOS and RNEG are switched to tri-state mode.
MCLK is not required if LXT384 is used as a simple analog front-end
without clock recovery and jitter attenuation.
Note:
Wait state generation via RDY/ACK is not available if MCLK is
not provided.
Table 1. LXT384 Pin Description (Sheet 3 of 12)
Pin #
QFP
Ball #
PBGA
Symbol
I/O
1
Description
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output
S: Power Supply; N.C.: Not Connected.
TPOS
TNEG
Selection
0
0
Space
1
0
Positive Mark
0
1
Negative Mark
1
1
Space
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT386BE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT388LE | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
| LXT6155LE | Telecomm/Datacomm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT386 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:QUAD T1/E1/J1 Transceiver |
| LXT386BE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | 制造商:LEVEL1 功能描述: |
| LXT388LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400 | 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。