參數(shù)資料
型號(hào): LU3X54FT
英文描述: QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX
中文描述: 四場(chǎng)效應(yīng)管(快速以太網(wǎng)收發(fā)器)的10Base-T/100Base-TX/FX
文件頁(yè)數(shù): 34/54頁(yè)
文件大?。?/td> 677K
代理商: LU3X54FT
LU3X54FT
QUAD-FET for 10Base-T/100Base-TX/FX
Data Sheet
July 2000
34
Lucent Technologies Inc.
MII Station Management
(continued)
Management Registers (MR)
(continued)
Table 15. MR5—Autonegotiation Link Partner (LP) Ability Register (Base Page) Bit Descriptions
1. Note that the format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the
register, and the name of the instantiated pad is in capital letters.
2. R = read.
Table 16. MR5—Autonegotiation Link Partner (LP) Ability Register (Next Page) Bit Descriptions
1. Note that the format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the
register, and the name of the instantiated pad is in capital letters.
2. R = read.
Register/Bit
1
5.15 (LP_NEXT_PAGE)
Type
2
R
Description
Link Partner Next Page.
When this bit is set to 1, it indicates that the link
partner wishes to engage in next-page exchange.
Link Partner Acknowledge.
When this bit is set to 1, it indicates that the
link partner has successfully received at least three consecutive and consis-
tent FLP bursts.
Remote Fault.
When this bit is set to 1, it indicates that the link partner has
a fault.
Technology Ability Field.
This field contains the technology ability of the
link partner. These bits are similar to the bits defined for the MR4 register
(see Table 14).
Selector Field.
This field contains the type of message sent by the link part-
ner. For IEEE802.3u compliant link partners, this field should read 00001.
5.14 (LP_ACK)
R
5.13 (LP_REM_FAULT)
R
5.12:5
(LP_TECH_ABILITY)
R
5.4:0 (LP_SELECT)
R
Register/Bit
1
5.15 (LP_NEXT_PAGE)
Type
2
R
Description
Next Page.
When this bit is set to a logic 0, it indicates that this is the last
page to be transmitted. A logic 1 indicates that additional pages will follow.
Acknowledge.
When this bit is set to a logic 1, it indicates that the link
partner has successfully received its partner’s link code word.
Message Page.
This bit is used by the NEXT_PAGE function to differenti-
ate a message page (logic 1) from an unformatted page (logic 0).
Acknowledge 2.
This bit is used by the NEXT_PAGE function to indicate
that a device has the ability to comply with the message (logic 1) or not
(logic 0).
Toggle.
This bit is used by the arbitration function to ensure synchroniza-
tion with the link partner during next-page exchange. Logic 0 indicates that
the previous value of the transmitted link code word was logic 1. Logic 1
indicates that the previous value of the transmitted link code word was
logic 0.
Message/Unformatted Code Field.
With these 11 bits, there are 2048 pos-
sible messages. Message code field definitions are described in annex 28C of
the IEEE802.3u standard.
5.14 (LP_ACK)
R
5.13 (LP_MES_PAGE)
R
5.12 (LP_ACK2)
R
5.11 (LP_TOGGLE)
R
5.10:0 (MCF)
R
相關(guān)PDF資料
PDF描述
LU3X54FTL QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTL-HS208-DB QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FT Quad-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器)
LU5X34F Quad Gigabit Ethernet Transceiver
LU5X34F Quad Gigabit Ethernet Transceiver(千兆位以太網(wǎng)四收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LU3X54FTL 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTLHS208 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208
LU3X54FTL-HS208-DB 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTLHS208-DB 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208-DB
LU400 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:NEMA Cabinet Legs