參數(shù)資料
型號(hào)： LU3X54FT
英文描述： QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX
中文描述： 四場(chǎng)效應(yīng)管（快速以太網(wǎng)收發(fā)器）的10Base-T/100Base-TX/FX
文件頁(yè)數(shù)： 32/54頁(yè)
文件大?。?/td> 677K
代理商： LU3X54FT
LU3X54FT
QUAD-FET for 10Base-T/100Base-TX/FX
Data Sheet
July 2000
32
Lucent Technologies Inc.
MII Station Management
(continued)
Management Registers (MR)
(continued)
Table 12. MR1—Status Register Bit Descriptions
1. Note that the format for the bit descriptions is as follows: the first number is the register number, the second number is the bit position in the
register, and the name of the instantiated pad is in capital letters.
2. R = read.
Register/Bit
1
1.15 (T4ABLE)
Type
2
R
Description
100Base-T4 Ability.
This bit will always be a 0.
0: Not able.
1: Able.
100Base-TX Full-Duplex Ability.
This bit will always be a 1.
0: Not able.
1: Able.
100Base-TX Half-Duplex Ability.
This bit will always be a 1.
0: Not able.
1: Able.
10Base-T Full-Duplex Ability.
This bit will always be a 1.
0: Not able.
1: Able.
10Base-T Half-Duplex Ability.
This bit will always be a 1.
0: Not able.
1: Able.
Reserved.
All bits will read as a 0.
Suppress Preamble.
This bit is set to a 1 indicating that the LU3X54FT accepts
management frames with the preamble suppressed.
Autonegotiation Complete.
When this bit is a 1, it indicates the autonegotia-
tion process has been completed. The contents of registers MR4, MR5, MR6,
and MR7 are now valid. The default value is a 0. This bit is reset when autone-
gotiation is started.
Remote Fault.
When this bit is a 1, it indicates a remote fault has been
detected. This bit will remain set until cleared by reading the register. The default
is a 0.
Autonegotiation Ability.
When this bit is a 1, it indicates the ability to perform
autonegotiation. The value of this bit is always a 1.
Link Status.
When this bit is a 1, it indicates a valid link has been established.
This bit has a latching function: a link failure will cause the bit to clear and stay
cleared until it has been read via the management interface.
Jabber Detect.
This bit will be a 1 whenever a jabber condition is detected. It
will remain set until it is read, and the jabber condition no longer exists.
Extended Capability.
This bit indicates that the LU3X54FT supports the
extended register set (MR2 and beyond). It will always read a 1.
1.14 (TXFULDUP)
R
1.13 (TXHAFDUP)
R
1.12 (ENFULDUP)
R
1.11 (ENHAFDUP)
R
1.10:7 (RESERVED)
1.6 (NO_PA_OK)
R
R
1.5 (NWAYDONE)
R
1.4 (REM_FLT)
R
1.3 (NWAYABLE)
R
1.2 (LSTAT_OK)
R
1.1 (JABBER)
R
1.0 (EXT_ABLE)
R
相關(guān)PDF資料
PDF描述
LU3X54FTL QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTL-HS208-DB QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FT Quad-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器)
LU5X34F Quad Gigabit Ethernet Transceiver
LU5X34F Quad Gigabit Ethernet Transceiver(千兆位以太網(wǎng)四收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LU3X54FTL 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTLHS208 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208
LU3X54FTL-HS208-DB 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTLHS208-DB 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208-DB
LU400 制造商:MA-COM 制造商全稱(chēng):M/A-COM Technology Solutions, Inc. 功能描述:NEMA Cabinet Legs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*