- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373200 > KU386 (Intel Corp.) SX MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號： | KU386 |
| 廠商： | Intel Corp. |
| 英文描述： | SX MICROPROCESSOR |
| 中文描述： | SX微處理器 |
| 文件頁數(shù)： | 80/102頁 |
| 文件大小： | 1268K |
| 代理商： | KU386 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁當(dāng)前第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
Intel386
TM
SX MICROPROCESSOR
5. The Intel386 DX CPU uses A
31
and M/IO
Y
as
selects
for
the
numerics
Intel386 SX CPU uses A
23
and M/IO
Y
as selects.
6. The Intel386 DX CPU prefetch unit fetches code
in four-byte units. The Intel386 SX CPU prefetch
unit reads two bytes as one unit (like the 80286).
In BS16 mode, the Intel386 DX CPU takes two
consecutive bus cycles to complete a prefetch re-
quest. If there is a data read or write request after
the prefetch starts, the Intel386 DX CPU will fetch
all four bytes before addressing the new request.
coprocessor.
The
7. Both Intel386 DX CPU and Intel386 SX CPU have
the same logical address space. The only differ-
ence is that the Intel386 DX CPU has a 32-bit
physical address space and the Intel386 SX CPU
has a 24-bit physical address space. The Intel386
SX CPU has a physical memory address space of
up to 16 megabytes instead of the 4 gigabytes
available to the Intel386 DX CPU. Therefore, in
Intel386 SX CPU systems, the operating system
must be aware of this physical memory limit and
should allocate memory for applications programs
within this limit. If a Intel386 DX CPU system uses
only the lower 16 megabytes of physical address,
then there will be no extra effort required to mi-
grate Intel386 DX CPU software to the Intel386
SX CPU. Any application which uses more than
16 megabytes of memory can run on the Intel386
SX CPU if the operating system utilizes the
Intel386 SX CPU’s paging mechanism. In spite of
this difference in physical address space, the
Intel386 SX CPU and Intel386 DX CPU can run
the same operating systems and applications
within their respective physical memory con-
straints.
8. The Intel386 SX has an input called FLT
Y
which
tri-states all bidirectional and output pins, includ-
ing HLDA
Y
, when asserted. It is used with ON
Circuit Emulation (ONCE). In the Intel386 DX
CPU, FLT
Y
is found only on the plastic quad flat
package version and not on the ceramic pin grid
array version. For a more detailed explanation of
FLT
Y
and testability, please refer to section 5.4.
9.0 INSTRUCTION SET
This section describes the instruction set. Table 9.1
lists all instructions along with instruction encoding
diagrams and clock counts. Further details of the
instruction encoding are then provided in the follow-
ing sections, which completely describe the encod-
ing structure and the definition of all fields occurring
within instructions.
9.1 Intel386
TM
SX CPU Instruction
Encoding and Clock Count
Summary
To calculate elapsed time for an instruction, multiply
the instruction clock count, as listed in Table 9.1 be-
low, by the processor clock period (e.g. 62.5 ns
for an Intel386 SX Microprocessor operating at
16 MHz). The actual clock count of an Intel386 SX
Microprocessor program will average 5% more than
the calculated clock count due to instruction se-
quences which execute faster than they can be
fetched from memory.
Instruction Clock Count Assumptions
1. The instruction has been prefetched, decoded,
and is ready for execution.
2. Bus cycles do not require wait states.
3. There are no local bus HOLD requests delaying
processor access to the bus.
4. No exceptions are detected during instruction ex-
ecution.
5. If an effective address is calculated, it does not
use two general register components. One regis-
ter, scaling and displacement can be used within
the clock counts shown. However, if the effective
address calculation uses two general register
components, add 1 clock to the clock count
shown.
Instruction Clock Count Notation
1. If two clock counts are given, the smaller refers to
a register operand and the larger refers to a mem-
ory operand.
2. n
e
number of times repeated.
3. m
e
number of components in the next instruc-
tion executed, where the entire displacement (if
any) counts as one component, the entire imme-
diate data (if any) counts as one component, and
all other bytes of the instruction and prefix(es)
each count as one component.
Misaligned or 32-Bit Operand Accesses
D If instructions accesses a misaligned 16-bit oper-
and or 32-bit operand on even address add:
2
*
clocks for read or write
4
**
clocks for read and write
D If instructions accesses a 32-bit operand on odd
address add:
4
*
clocks for read or write
8
**
clocks for read and write
Wait States
Wait states add 1 clock per wait state to instruction
execution for each data access.
80
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KU80C186EC25 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80C188EC16 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80C188EC25 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80L186EC16 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
| KU80L186EC20 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KU-3C-110D | 制造商:M.E.C. Relays 功能描述: |
| KU-3C-120A | 制造商:M.E.C. Relays 功能描述: 制造商:Master Electronic Controls (MEC) 功能描述: |
| KU-3C-12A | 制造商:M.E.C. Relays 功能描述: |
| KU-3C-12D | 制造商:M.E.C. Relays 功能描述: |
| KU-3C-240A | 制造商:M.E.C. Relays 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。