參數(shù)資料
型號(hào)： KU386
廠商： Intel Corp.
英文描述： SX MICROPROCESSOR
中文描述： SX微處理器
文件頁數(shù)： 51/102頁
文件大小： 1268K
代理商： KU386
Intel386
TM
SX MICROPROCESSOR
Bus cycles always begin with T1. T1 always leads to
T2. If a bus cycle is not acknowledged during T2 and
NA
Y
is inactive, T2 is repeated. When a cycle is
acknowledged during T2, the following state will be
T1 of the next bus cycle if a bus request is pending
internally, or T
i
if there is no bus request pending, or
T
h
if the HOLD input is being asserted.
Use of pipelined address allows the Intel386 SX Mi-
croprocessor to enter three additional bus states not
shown in Figure 5.8. Figure 5.12 is the complete bus
state diagram, including pipelined address cycles.
Pipelined Address
Address pipelining is the option of requesting the
address and the bus cycle definition of the next in-
ternally pending bus cycle before the current bus
cycle is acknowledged with READY
Y
asserted.
ADS
Y
is asserted by the Intel386 SX Microproces-
sor when the next address is issued. The address
pipelining option is controlled on a cycle-by-cycle
basis with the NA
Y
input signal.
Once a bus cycle is in progress and the current ad-
dress has been valid for at least one entire bus
state, the NA
Y
input is sampled at the end of every
phase one until the bus cycle is acknowledged. Dur-
ing non-pipelined bus cycles NA
Y
is sampled at the
end of phase one in every T2. An example is Cycle 2
in Figure 5.9, during which NA
Y
is sampled at the
end of phase one of every T2 (it was asserted once
during the first T2 and has no further effect during
that bus cycle).
240187–24
Following any idle bus state (Ti), addresses are non-pipelined. Within non-pipelined bus cycles, NA
Y
is only sampled
during wait states. Therefore, to begin address pipelining during a group of non-pipelined bus cycles requires a non-pipe-
lined cycle with at least one wait state (Cycle 2 above).
Figure 5.9. Transitioning to Pipelined Address During Burst of Bus Cycles
51
相關(guān)PDF資料
PDF描述
KU80C186EC25 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80C188EC16 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80C188EC25 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80L186EC16 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
KU80L186EC20 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KU-3C-110D 制造商:M.E.C. Relays 功能描述:
KU-3C-120A 制造商:M.E.C. Relays 功能描述: 制造商:Master Electronic Controls (MEC) 功能描述:
KU-3C-12A 制造商:M.E.C. Relays 功能描述:
KU-3C-12D 制造商:M.E.C. Relays 功能描述:
KU-3C-240A 制造商:M.E.C. Relays 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*