- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373155 > KM418RD4AD (SAMSUNG SEMICONDUCTOR CO. LTD.) 128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM PDF資料下載
參數(shù)資料
| 型號： | KM418RD4AD |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| 中文描述： | 128/144Mbit RDRAM的256 × 16/18位× 2 * 16屬銀行直接RDRAMTM |
| 文件頁數(shù)： | 50/64頁 |
| 文件大小： | 4052K |
| 代理商： | KM418RD4AD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Page 47
KM416RD8AC(D)/KM418RD8AC(D)
Direct RDRAM
Rev. 1.01 Oct. 1999
RSL - Clocking
Figure 53 is a timing diagram which shows the detailed
requirements for the RSL clock signals on the Channel.
The CTM and CTMN are differential clock inputs used for
transmitting information on the DQA and DQB, outputs.
Most timing is measured relative to the points where they
cross. The t
CYCLE
parameter is measured from the falling
CTM edge to the falling CTM edge. The t
CL
and t
CH
param-
eters are measured from falling to rising and rising to falling
edges of CTM. The t
CR
and t
CF
rise- and fall-time parame-
ters are measured at the 20% and 80% points.
The CFM and CFMN are differential clock outputs used for
receiving information on the DQA, DQB, ROW and COL
outputs. Most timing is measured relative to the points
where they cross. The t
CYCLE
parameter is measured from
the falling CFM edge to the falling CFM edge. The t
CL
and
t
CH
parameters are measured from falling to rising and rising
to falling edges of CFM. The t
CR
and t
CF
rise- and fall-time
parameters are measured at the 20% and 80% points.
The t
TR
parameter specifies the phase difference that may be
tolerated with respect to the CTM and CFM differential
clock inputs (the CTM pair is always earlier).
Figure 53: RSL Timing - Clock Signals
V
CIH
50%
V
CIL
80%
20%
CTM
CTMN
V
CIH
50%
V
CIL
80%
20%
CFM
CFMN
t
TR
t
CF
t
CF
t
CR
t
CR
t
CYCLE
t
CL
t
CH
t
CF
t
CF
t
CR
t
CR
t
CYCLE
t
CL
t
CH
V
CM
V
X+
V
X-
V
CM
V
X+
V
X-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM418RD4C | 128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| KM418RD4D | 128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| KM416RD16AD | CAP ELECT 47UF 100V TG SMD |
| KM416RD16C | 15VPP 74DB 2 TERM CERAM BUZZER |
| KM416RD16D | 15VPP 86DB 2 TERM CERAM BUZZER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM418RD4C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| KM418RD4D | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| KM418RD8AC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| KM418RD8AC(D)-RG60 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| KM418RD8AC(D)-RK70 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。