參數(shù)資料
型號(hào)： KM29W040AT
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 512K x 8 bit NAND Flash Memory
中文描述： 為512k × 8位NAND快閃記憶體
文件頁(yè)數(shù)： 4/22頁(yè)
文件大?。?/td> 359K
代理商： KM29W040AT
KM29W040AT, KM29W040AIT
FLASH MEMORY
4
PRODUCT INTRODUCTION
The KM29W040A is a 4M bit memory organized as 4096 rows by 1024 columns. A 256-bit data register is connected to memory cell
arrays accommodating data transfer between the registers and the cell array during frame read and frame program operations. The
memory array is composed of unit NAND structures in which 8 cells are connected serially.
Each of the 8 cells reside in a different row. A block consists of the 32 rows, totaling 4096 unit NAND structures of 8bits each. The
array organization is shown in Figure 2. The program and read operations are executed on a frame basis, while the erase operation
is executed on a block basis. The memory array consists of 128 separately erasable 4K-byte blocks.
The KM29W040A has addresses multiplexed into 8 I/O pins. This scheme not only reduces pin count but allows systems upgrades
to higher density flash memories by maintaining consistency in system board design. Command, address and data are all written
through I/O
′
s by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and
Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one
bus cycle except for Block Erase command which requires two cycles. For byte-level addressing, the 512K byte physical space
requires a 19-bit address, low row address and high row address. Frame Read and frame Program require the same three address
cycles following by a command input. In the Block Erase operation, however, only the two row address cycles are required.
Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of
the KM29W040A.
Table 1. COMMAND SETS
Function
1st. Cycle
2nd. Cycle
Acceptable Command during Busy
Read
00h
-
Reset
FFh
-
O
Frame Program
80h
10h
Block Erase
60h
D0h
Status read
70h
-
O
Read ID
90h
-
相關(guān)PDF資料
PDF描述
KM4101IC8 PTSE 16C 16#16 PIN PLUG
KM4101IC8TR3 PTSE 61C 61#20 PIN PLUG
KM4100IC8 Low Cost, +2.7V and +5V, 260MHz Rail-to-Rail Amplifiers
KM4100IC8TR3 CAP,FXD,CER,U 00000.10,0100.0V,20.0%,1206
KM4100 Low Cost, +2.7V and +5V, 260MHz Rail-to-Rail Amplifiers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM2M COMBO-L 制造商:Micro-Star International 功能描述:KM266 UATX AMD 266FSB DDR - Bulk
KM2M806XT 制造商:Kontron 功能描述:M2M DEPLOYMENT UNIT FOR APPLICATIONS IN HARSH ENVIRONMENTS - Boxed Product (Development Kits)
KM2M810-01 制造商:Kontron 功能描述:FRI 2.0 DEVELOPMENT KIT WITHOUT THE ERICSSON MODEM - Boxed Product (Development Kits)
KM2M810-02 制造商:Kontron 功能描述:FRI 2.0 DEVELOPMENT KIT WITH ERICSSON MODEM - Boxed Product (Development Kits)
KM2M810-08 制造商:Kontron 功能描述:FRI 2.0 DEV KIT WITH ERICSSON MODEM, PTCRB CERTIFIED - Boxed Product (Development Kits)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*