- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296260 > K8S5515ETC-SC1E0 16M X 16 FLASH 1.8V PROM, 100 ns, PBGA44 PDF資料下載
參數(shù)資料
| 型號： | K8S5515ETC-SC1E0 |
| 元件分類： | PROM |
| 英文描述： | 16M X 16 FLASH 1.8V PROM, 100 ns, PBGA44 |
| 封裝： | 7.70 X 6.20 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-44 |
| 文件頁數(shù)： | 13/65頁 |
| 文件大小： | 1196K |
| 代理商： | K8S5515ETC-SC1E0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
- 20 -
K8S5615ETC
datasheet NOR FLASH MEMORY
Rev. 1.0
9.19 Erase Suspend / Resume
The Erase Suspend command interrupts the Block Erase to read or program data in a block that is not being erased. Also, it is possible to protect or
unprotect of the block that is not being erased in erase suspend mode. The Erase Suspend command is only valid during the Block Erase operation
including the time window of 50us. The Erase Suspend command is not valid while the Chip Erase or the Internal Program Routine sequence is running.
When the Erase Suspend command is written during a Block Erase operation, the device requires a maximum of 30us(recovery time) to suspend the
erase operation. Therefore system must wait for 30us(recovery time) to read the data from the bank which include the block being erased. Otherwise,
system can read the data immediately from a bank which don’t include the block being erased without recovery time(max. 30us) after Erase Suspend
command. And, after the maximum 30us recovery time, the device is availble for programming data in a block that is not being erased. But, when the
Erase Suspend command is written during the block erase time window (50us), the device terminates the block erase time window and suspends the
erase operation in about 2us. The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. When the
Erase Resume command is executed, the Block Erase operation will resume. When the Erase Suspend or Erase Resume command is executed, the
addresses are in the bank address which is operating in Erase Suspend or Erase Resume. While erase can be suspended and resumed multiple
times, a minimum 30us is required from resume to the next suspend.
9.20 Program Suspend / Resume
The device provides the Program Suspend/Resume mode. This mode is used to enable Data Read by suspending the Program operation. The device
accepts a Program Suspend command in Program mode(including Program operations performed during Erase Suspend) but other commands are
ignored. After input of the Program Suspend command, 10us is needed to enter the Program Suspend Read mode. Therefore system must wait for
10us(recovery time) to read the data from the bank which include the block being programmed. Otherwise, system can read the data immediately from a
bank which don't include block being programmed without recovery time(max.10us) after Program Suspend command. Like an Erase Suspend mode, the
device can be returned to Program mode by using a Program Resume command. While program can be suspended and resumed multiple times, a
minimum 30us is required from resume to the next suspend.
In the program suspend mode, protect/unprotect command is prohibited.
9.21 Read While Write Operation
The device is capable of reading data from one bank while writing in the other banks. This is so called the Read While Write operation. An erase opera-
tion may also be suspended to read from or program to another location within the same bank(except the block being erased). The Read While Write
operation is prohibited during the chip erase operation. Figure 19 shows how read and write cycles may be initiated for simultaneous operation with zero
latency. Refer to the DC Characteristics table for read-while-write current specifications.
9.22 OTP Block Region
The OTP Block feature provides a 512-word Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN).
The OTP Block is customer lockable and shipped with itself unlocked, allowing customers to untilize the that block in any manner they choose. The cus-
tomer-lockable OTP Block has the Protection Verify Bit (DQ0) set to a "0" for Unlocked state or a "1" for Locked state.
The system accesses the OTP Block through a command sequence (see "Enter OTP Block / Exit OTP Block Command sequence" at Table 8). After the
system has written the "Enter OTP Block" Command sequence, it may read the OTP Block by using the addresses (FFFE00h~FFFFFFh : Top Boot block
device/Uniform block device, 000000h-0001FFh : Bottom Boot block device) normally and may check the Protection Verify Bit (DQ0) by using the
"Autoselect Block Protection Verify" Command sequence with OTP Block address. This mode of operation continues until the system issues the "Exit
OTP Block" Command suquence, a hardware reset or until power is removed from the device. On power-up, or following a hardware reset, the device
reverts to sending commands to main blocks. Note that the Accelerated function and unlock bypass modes are not available when the OTP Block is
enabled.
Customer Lockable
In a Customer lockable device, The OTP Block is one-time programmable and can be locked only once. Note that the Accelerated programming and
Unlock bypass functions are not available when programming the OTP Block. Locking operation to the OTP Block is started by writing the "Enter OTP
Block" Command sequence, and then the "Block Protection" Command seqeunce (Table 8) with an OTP Block address. The Locking operation has to be
above 100us. "Exit OTP Block" commnad sequence and Hardware reset makes locking operation finished and then exiting from OTP Block after 30us.
The OTP Block Lock operation must be used with caution since, once locked, there is no procedure available for unlocking and none of the
bits in the OTP Block space can be modified in any way.
Suspend and resume operation are not supported during OTP protect, nor is OTP protect supported during any suspend operations. After
entering OTP block, program/erase operation on main blocks is prohibited. Enter OTP block command is not allowed while other operation is
excuting.
9.23 Low VCC Write Inhibit
To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out for Vcc less than VLKO. If the Vcc < VLKO (Lock-Out
Voltage), the command register and all internal program/erase circuits are disabled. Under this condition the device will reset itself to the read mode.Sub-
sequent writes will be ignored until the Vcc level is greater than VLKO. It is the user’s responsibility to ensure that the control pins are logically correct to
prevent unintentional writes when Vcc is above VLKO.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K9E2G08U0M-YIB00 | 256M X 8 FLASH 2.7V PROM, 30 ns, PDSO48 |
| KA-59-281 | TNC CONNECTOR, PLUG |
| KA-91-02 | RF STRAIGHT ADAPTER |
| KA-91-16 | RF TEE ADAPTER |
| KA-99-24 | RF STRAIGHT ADAPTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K8S5615ETC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb C-die NOR Flash |
| K8S6415EBB-DC7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
| K8S6415EBB-DE7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
| K8S6415EBB-FC7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
| K8S6415EBB-FE7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。