參數(shù)資料
型號(hào): ISP1761BE,551
廠商: NXP SEMICONDUCTORS
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
封裝: 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT425-1, LQFP-128
文件頁數(shù): 109/164頁
文件大小: 767K
代理商: ISP1761BE,551
ISP1761_5
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 — 13 March 2008
48 of 163
NXP Semiconductors
ISP1761
Hi-Speed USB OTG controller
[1]
The reserved bits should always be written with the reset value.
8.3.7 ATL Done Timeout register
The bit description of the ATL Done Timeout register is given in Table 44.
8.3.8 Memory register
The Memory register contains the base memory read address and the respective bank.
This register needs to be set only before a rst memory read cycle. Once written, the
address will be latched for the bank and will be incremented for every read of that bank
until a new address for that bank is written to change the address pointer.
Bit
15
14
13
12
11
10
9
8
Symbol
reserved[1]
Reset
00000000
Access
R/W
Bit
7
6
5
4
3
2
1
0
Symbol
reserved[1]
ISO_BUF_
FILL
INT_BUF_
FILL
ATL_BUF_
FILL
Reset
000
0
Access
R/W
Table 43.
HcBufferStatus - Host Controller Buffer Status register (address 0334h) bit
description
Bit
Symbol
Description
31 to 3
-
reserved
2
ISO_BUF_FILL
ISO Buffer Filled:
1 — Indicates one of the ISO PTDs is lled, and the ISO PTD area will
be processed.
0 — Indicates there is no PTD in this area. Therefore, processing of
ISO PTDs will be completely skipped.
1
INT_BUF_FILL
INT Buffer Filled:
1 — Indicates one of the INT PTDs is lled, and the INT PTD area will
be processed.
0 — Indicates there is no PTD in this area. Therefore, processing of
INT PTDs will be completely skipped.
0
ATL_BUF_FILL
ATL Buffer Filled:
1 — Indicates one of the ATL PTDs is lled, and the ATL PTD area will
be processed.
0 — Indicates there is no PTD in this area. Therefore, processing of
ATL PTDs will be completely skipped.
Table 44.
ATL Done Timeout register (address 0338h) bit description
Bit
Symbol
Access
Value
Description
31 to 0
ATL_DONE_TIME
OUT[31:0]
R/W
0000 0000h ATL Done Timeout: This register determines the ATL done
time-out interrupt. This register denes the time-out in milliseconds
after which the ISP1761 asserts the INT line, if enabled. It is
applicable to ATL done PTDs only.
相關(guān)PDF資料
PDF描述
ISP1761BE,518 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ITR8307 SPECIALTY OPTOELECTRONIC DEVICE
IXF1010 10 CHANNEL(S), 1000M bps, LOCAL AREA NETWORK CONTROLLER, CBGA552
JANTX1N3595US-1 0.15 A, SILICON, SIGNAL DIODE
JAN1N3595US-1 0.15 A, SILICON, SIGNAL DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1761BEGE 功能描述:IC USB CTRL HI-SPEED 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1761BE-S 功能描述:IC USB CONTROLLER 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1761BE-T 功能描述:USB 接口集成電路 USB HS OTG CNTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1761BEUM 功能描述:IC USB OTG CONTROLLER HS 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1761ET 功能描述:USB 接口集成電路 USB 2.0 HS OTG HOST RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20