參數(shù)資料
型號: ISP1581BD
廠商: NXP SEMICONDUCTORS
元件分類: 總線控制器
英文描述: Universal Serial Bus 2.0 high-speed interface device
中文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝: 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64
文件頁數(shù): 36/73頁
文件大?。?/td> 1819K
代理商: ISP1581BD
Philips Semiconductors
ISP1581
USB 2.0 HS interface device
Objective specification
Rev. 02 — 23 October 2000
36 of 73
9397 750 07648
Philips Electronics N.V. 2000. All rights reserved.
9.4.8
DMA Interrupt Enable register (address: 54H)
This 2-byte register controls the interrupt generation of the source bits in the DMA
Interrupt Reason register (see
Table 53
). The bit allocation is given in
Table 55
. A
logic 1 enables interrupt generation. The value after a (bus) reset is logic 0 (disabled).
9.4.9
DMA Endpoint register (address: 58H)
This 1-byte register selects a USB endpoint FIFO as a source or destination for DMA
transfers. The bit allocation is given in
Table 56
.
2
TF_RD_DONE
A logic 1 indicates that the Read Task Files command has
been completed.
A logic 1 indicates that all bytes from the FIFO have been
transferred (DMA Transfer Count zero) and an interrupt on pin
INTRQ was detected.
reserved
1
CMD_INTRQ_OK
0
-
Table 54: DMA Interrupt Reason Register: bit description
…continued
Bit
Symbol
Description
Table 55: DMA Interrupt Enable register: bit allocation
Bit
15
Symbol
reserved
14
13
12
11
10
9
8
reserved
reserved
reserved
reserved
reserved
IE_INTRQ_
PENDING
0
0
R/W
1
IE_CMD_
INTRQ_OK
0
0
R/W
IE_DMA_
XFER_OK
0
0
R/W
0
reserved
Reset
Bus reset
Access
Bit
Symbol
0
0
0
0
0
0
0
0
0
0
0
0
R/W
7
IE_1F0_
WF_E
0
0
R/W
R/W
6
IE_1F0_
WF_F
0
0
R/W
R/W
5
IE_1F0_
RF_E
0
0
R/W
R/W
4
IE_
R/W
3
R/W
2
IE_TF_
RD_DONE
0
0
R/W
READ_1F0
0
0
R/W
IE_BSY_
DONE
0
0
R/W
Reset
Bus reset
Access
0
0
R/W
Table 56: DMA Endpoint register: bit allocation
Bit
7
Symbol
reserved
Power Reset
0
Bus Reset
0
Access
R/W
6
5
4
3
2
1
0
reserved
0
0
R/W
reserved
0
0
R/W
reserved
0
0
R/W
EPIDX[2:0]
0
0
R/W
DMADIR
0
0
R/W
0
0
0
0
R/W
R/W
Table 57: DMA Endpoint register: bit description
Bit
Symbol
7 to 4
-
3 to 1
EPIDX[2:0]
0
DMADIR
Description
reserved
selects the indicated endpoint for DMA access
0 —
selects the RX/OUT FIFO for DMA read transfers
1 —
selects the TX/IN FIFO for DMA write transfers.
相關(guān)PDF資料
PDF描述
ISP1582 Hi-Speed Universal Serial Bus peripheral controller
ISP1582BS Hi-Speed Universal Serial Bus peripheral controller
ISP1583 Hi-Speed Universal Serial Bus peripheral controller
ISP1583BS Hi-Speed Universal Serial Bus peripheral controller
ISP1760BE Hi-Speed Universal Serial Bus host controller for embedded applications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1581BD-S 功能描述:IC USB CTRL HI-SPEED 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1581BD-T 功能描述:IC USB CTRL HI-SPEED 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1582 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed Universal Serial Bus peripheral controller
ISP1582 PCI EVALKIT 功能描述:PCI BUS EVAL KIT ISP1582 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISP1582BS 功能描述:IC USB CTRL HI-SPEED 56HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA,便攜式音頻/視頻,智能電話 接口:I²C,2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(4x4) 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2