- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67723 > ISP1183BS,157 (ST-ERICSSON) UNIVERSAL SERIAL BUS CONTROLLER, PQCC32 PDF資料下載
參數(shù)資料
| 型號： | ISP1183BS,157 |
| 廠商： | ST-ERICSSON |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQCC32 |
| 封裝： | 5 X 5 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT-617-1, HVQFN-32 |
| 文件頁數(shù)： | 27/65頁 |
| 文件大?。?/td> | 306K |
| 代理商： | ISP1183BS,157 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
ISP1183_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 7 June 2007
33 of 65
NXP Semiconductors
ISP1183
Low-power USB Peripheral Controller with DMA
12.2.3 Stall or Unstall Endpoint (40h to 4Fh/80h to 8Fh)
These commands are used to stall or unstall an endpoint. The commands modify the
content of the Endpoint Status register (see Table 26).
A stalled control endpoint is automatically unstalled when it receives a SETUP token,
regardless of the packet content. If the endpoint should stay in its stalled state, the
microcontroller can re-stall it with the Stall Endpoint command.
When a stalled endpoint is unstalled (either by the Unstall Endpoint command or by
receiving a SETUP token), it is also re-initialized. This ushes the buffer: if it is an OUT
buffer, it waits for a DATA0 PID; if it is an IN buffer, it writes a DATA0 PID.
Code: 40h to 4Fh — stall (control OUT, control IN, endpoints 1 to 14)
Code: 80h to 8Fh — unstall (control OUT, control IN, endpoints 1 to 14)
Transaction — none
Remark: When unstalling a stalled endpoint, issue the unstall command two times. The
rst unstall command will update the Endpoint Status register in RAM. The second unstall
command will reset buffer pointers.
12.2.4 Validate Endpoint Buffer (61h to 6Fh)
This command signals the presence of valid data for transmission to the USB host, by
setting the Buffer Full ag of the selected IN endpoint. This indicates that the data in the
buffer is valid and can be sent to the host, when the next IN token is received. For a
double-buffered endpoint, this command switches the current FIFO for CPU access.
Remark: For special aspects of the control IN endpoint, see Section 9.5.
Table 27.
Endpoint Status register: bit description
Bit
Symbol
Description
7
EPSTAL
This bit indicates whether the endpoint is stalled or not (1 = stalled, 0 = not
stalled).
Set by a Stall Endpoint command. Cleared by an Unstall Endpoint
command. The endpoint is automatically unstalled on receiving a SETUP
token.
6
EPFULL1
Logic 1 indicates that the secondary endpoint buffer is full.
5
EPFULL0
Logic 1 indicates that the primary endpoint buffer is full.
4
DATA_PID
This bit indicates the data PID of the next packet (0 = DATA0 PID, 1 =
DATA1 PID).
3
OVERWRITE
This bit is set by hardware. Logic 1 indicates that a new set-up packet has
overwritten the previous set-up information, before it was acknowledged or
before the endpoint was stalled. This bit is cleared by reading, if writing the
set-up data has nished.
Firmware must check this bit before sending an Acknowledge Setup
command or stalling the endpoint. On reading logic 1, rmware must stop
ongoing set-up actions and wait for a new set-up packet.
2
SETUPT
Logic 1 indicates that the buffer contains a set-up packet.
1
CPUBUF
This bit indicates which buffer is currently selected for CPU access (0 =
primary buffer, 1 = secondary buffer).
0
-
reserved
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1362EE,551 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| ISP1520BD,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| ISP1520BD,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| ISP1561BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ISP1561BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1183BSFA | 功能描述:IC USB HOST CTRL LOW-SPD 32HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應商設備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ISP1183BS-S | 功能描述:USB 接口集成電路 FULL-SPD USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1183BS-T | 功能描述:USB 接口集成電路 FULL-SPD USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1183BSTM | 功能描述:IC USB INTERFACE W/DMA 32-HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應商設備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ISP1183PC | 制造商:ST-Ericsson 功能描述:Low Power Universal Serial Bus Peripheral Controller w/ DMA |
發(fā)布緊急采購，3分鐘左右您將得到回復。