參數(shù)資料
型號: ISP1181BBS,518
廠商: ST-ERICSSON
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQCC48
封裝: 7 X 7 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT-619-2, HVQFN-48
文件頁數(shù): 67/71頁
文件大小: 351K
代理商: ISP1181BBS,518
Philips Semiconductors
ISP1181B
Full-speed USB peripheral controller
Product data
Rev. 02 — 07 December 2004
6 of 70
9397 750 13958
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
EOT
10
5
I
End-Of-Transfer input (programmable
polarity, see Table 21); used by the DMA
controller to force the end of a DMA transfer
to the ISP1181B
DREQ
11
6
O
DMA request output (4 mA; programmable
polarity, see Table 21); signals to the DMA
controller that the ISP1181B wants to start
a DMA transfer
DACK
12
7
I
DMA acknowledge input (programmable
polarity, see Table 21); used by the DMA
controller to signal the start of a DMA
transfer requested by the ISP1181B
TEST1
13
8
I
test input; this pin must be connected to
VCC via an external 10 k resistor
TEST2
14
9
I
test input; this pin must be connected to
VCC via an external 10 k resistor
INT
15
10
O
interrupt output; programmable polarity
(active HIGH or LOW) and signalling (level
or pulse); see Table 21
TEST3
16
11
O
test output; this pin is used for test
purposes only
BUS_CONF0
17
12
I
bus conguration selector; see Table 3
BUS_CONF1
18
13
I
bus conguration selector; see Table 3
DATA15
19
14
I/O
bit 15 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA14
20
15
I/O
bit 14 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA13
21
16
I/O
bit 13 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA12
22
17
I/O
bit 12 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA11
23
18
I/O
bit 11 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA10
24
19
I/O
bit 10 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
GND
25
20
-
ground supply
Vref
26
21
-
I/O pin reference voltage (3.3 V); no
connection if VCC = 5.0 V
DATA9
27
22
I/O
bit 9 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA8
28
23
I/O
bit 8 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA7
29
24
I/O
bit 7 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA6
30
25
I/O
bit 6 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
Table 2:
Pin description…continued
Symbol[1]
Pin
Type
Description
TSSOP48
HVQFN48
相關(guān)PDF資料
PDF描述
ISP1181BDGG,112 UNIVERSAL SERIAL BUS CONTROLLER, PDSO48
ISP1183BS,157 UNIVERSAL SERIAL BUS CONTROLLER, PQCC32
ISP1362EE,551 UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
ISP1520BD,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
ISP1520BD,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1181BBSGE 功能描述:IC USB CNTRLR FULL-SPD 48-HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1181BBS-S 功能描述:IC USB HOST CTRL FLL-SPD 48HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1181BBS-T 功能描述:USB 接口集成電路 USB 1.1 DEVICE CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1181BBSUM 功能描述:IC USB HOST CTRL FLL-SPD 48HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1181BDGG 功能描述:USB 接口集成電路 USB CNTRLR FULL-SPD RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20