- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2001 > ISL35822LPIK (Intersil)IC CLOCK/DATA RECOVERY 192EBGA-B PDF資料下載
參數(shù)資料
| 型號： | ISL35822LPIK |
| 廠商： | Intersil |
| 文件頁數(shù)： | 49/75頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 192EBGA-B |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 類型： | 時鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 無 |
| 輸入： | CML |
| 輸出： | CML，CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 8:8 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1.59Gbps |
| 電源電壓： | 1.3 V ~ 1.41 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 192-EBGA |
| 供應(yīng)商設(shè)備封裝： | 192-EBGA-B（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
53
JTAG & AC-JTAG Operations
Five pins – TMS, TCK, TDO, TRST, and TDI – support IEEE
Standards 1149.1-2001 JTAG and 1149.6-2003 AC-JTAG
testing. The JTAG test capability has been implemented on
all signal pins. Note that the 1149.1-2001 specification has
removed the previous requirement that the [000...0]
instruction be an entry into EXTEST, and deprecated its use
for anything but a non-test function (e.g. BYPASS). The
ISL35822 fully conforms to this revision. The AC-JTAG test
capability has been implemented on the high-speed
differential output and input terminals. The output
configuration corresponds to Figure 51 in IEEE 1149.6-2003,
except that there is no provision to bring the ‘mission’ signal
into the scan chain, since this 3.125Gbps signal has no
meaningful value at the (asynchronous) JTAG TCK rate, and
the ISL35822 does not support INTEST. The receiver
configuration corresponds to Figure 48, using the DC
detection mode only, according to method 2 of 6.2.3.1 rule
a), and omitting the components needed only for the
unsupported INTEST instruction. The EXTEST_PULSE and
EXTEST_TRAIN instruction timings are illustrated in Figures
37, 38 and 44 while the (DC) EXTEST waveforms are
indicated in Figure 42 in IEEE 1149.6-2003. Provided that
the TCK period is sufficiently longer than the AC-coupling
time constant, controlled by the (external) capacitors and the
input impedance of the ISL35822, (see IEEE 1149.6-2003
clause 6.2.3.1 rule k), the combination of (DC) EXTEST and
EXTEST_PULSE or EXTEST_TRAIN scans can detect
open or shorted capacitors or wires.
The supported boundary scan operation instruction codes
are listed in Table 93:
Note (1): All non-listed codes are also BYPASS.
The Manufacturers ID Code returned when reading the ID
Code from the JTAG pins is as follows:-
V0006351’h
where ‘V’ is an internal 4-bit version number. Consult the
information as to the meaning of the revision number.
Note that the JTAG and AC-JTAG capability is not currently
tested in production.
BIST Operation
In addition to the low, mid and high frequency test patterns
defined in IEEE 802.3ae-2002, which are injected (at the 10-
bit level) directly into the serializers, and controlled via the
page 40 and the “IEEE 10GBASE-X PHY XGXS TEST
CONTROL REGISTER ” on page 47, and to further facilitate
the exercise of all the BT3821 blocks, the device includes a
Built In Self Test (BIST) function. The BIST Data Package
Generator sends out a continuous data stream to emulate
network traffic. The available BIST data patterns are enabled
via the bits in Table 72. The patterns available are:
1. CRPAT pattern per IEEE802.3ae-2002 Annex 48A
2. CJPAT pattern per IEEE802.3ae-2002 Annex 48A
3. A full PRBS23 pattern (223–1 coded bytes, 10 times that
many bits) with nine /K/ “comma” characters as interval
on each XAUI/CX4 lane.
4. A Short Pseudo-Random data pattern (13458 byte long)
with nine /K/ “comma” characters as interval on each
XAUI/CX4 lane.
5. Emulation of an Ethernet Jumbo frame: ||S|| + preamble
+ Random data (4 x 13458 byte long) + ||T|| + IPG;
The ‘PRBS23’-based patterns are derived from a PRBS
generator that, after an Inter-Packet Gap (‘IPG’) of 9 /K/
characters, creates a pseudo-random 223 – 1 byte
sequence. The full sequence is used for the ‘PRBS23’
pattern, while the ‘Short PRBS23’ pattern is truncated after
13458 bytes. Each will start again from the beginning,
repeating indefinitely. This pattern is generated on each
lane, and checked (except for the /K/s, of which one is
required for byte synchronization, but all the others are
ignored) in the same way.
The ‘Jumbo Ethernet Packet’ is similar, except that the
‘Short PRBS23’ pattern is preceded by an /S/ & one
preamble on Lane 0, two preambles on Lanes 1 & 2, and a
preamble and SFD on Lane 3, and followed by a /T/ on lane
0. Apart from providing byte sync (byte alignment), the /K/-
filled IPG allows for lane alignment (using the IDLE-to-
NONIDLE transition alignment engine) and elasticity (by
deleting or adding the requisite number of /K/s). The latter, in
particular, allows one ISL35822 to check the ‘Short PRBS23’
or ‘Jumbo Ethernet Packet’ generated by another ISL35822
running on an independent clock within ±100 ppm. The full
PRBS23 pattern could be over 300 bytes off in one repeat
Table 93. JTAG OPERATIONS
INSTRUCTION
CODE
BYPASS (1)
0000
Sample/Preload
0001
HighZ
0010
Clamp
0011
ID Code
0110
EXTEST
1000
UDR0
1001
EXTEST_PULSE
1011
EXTEST_TRAIN
1100
BYPASS
1111
ISL35822
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL41334IRZ-T7A | IC TXRX RS232/485 DL 2PRT 40QFN |
| ISL43485IB-T | IC TXRX 1TX/1RX 3V RS-485 8-SOIC |
| ISL51002CQZ-110 | IC FRONT END 10BIT VID 128-MQFP |
| ISL5314IN | IC SYNTHESIZER DIGITAL 48-MQFP |
| ISL55100AIRZ-T | IC COMP DRVR/WINDOW 18V 72-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL36111 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender |
| ISL36111DRZ-EVALZ | 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| ISL36111DRZ-T7 | 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| ISL36111DRZ-TS | 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ISL36356A-APDK | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:PRISM 11Mbps Wireless Local Area Network Access Point |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。