Note (1): The values may be overwritten by the Auto-Configure operation (See “Auto-Configuring Control Registers” on page 16 and Table 92 for d" />
參數(shù)資料
型號(hào)： ISL35822LPIK
廠商： Intersil
文件頁(yè)數(shù)： 43/75頁(yè)
文件大?。?/td> 0K
描述： IC CLOCK/DATA RECOVERY 192EBGA-B
標(biāo)準(zhǔn)包裝： 90
類型： 時(shí)鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器
PLL： 無
輸入： CML
輸出： CML，CMOS
電路數(shù)： 1
比率 - 輸入:輸出： 8:8
差分 - 輸入:輸出： 是/是
頻率 - 最大： 1.59Gbps
電源電壓： 1.3 V ~ 1.41 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 192-EBGA
供應(yīng)商設(shè)備封裝： 192-EBGA-B（17x17）
包裝： 托盤
48
Note (1): The values may be overwritten by the Auto-Configure operation (See “Auto-Configuring Control Registers” on page 16 and Table 92 for details).
Note (2): These bits are overridden by PHY XS XAUI_EN, see Table 81 and Table 65.
Note (3): These state machines are implemented according to 802.3ae-2002 clause 48.
Note (4): If the RCLKMODE bits are set to 10’b, the internal XGMII clock from the PHY XS to the PCS is set to the recovered clock. If the PHY XS Clock PSYNC bit is set (the
default), the recovered clock from Lane 0 is used for all four lanes, if cleared, or if the RCLKMODE bits are set to 01’b or 00’b, each lane uses its own recovered clock.
If the incoming data is NOT frequency-synchronous with the local reference clock, data will be corrupted (occasional characters will be lost, or repeated).
Note (5): This bit name reflects the “embedded” PCS function within an XGXS, see IEEE 802.3 Clause 47.2.1.
4.49152.4
PHY XS
PCS_SYNC_EN(5)
0 = disable(2)
1 = enable
0’b
R/W
Enable 8b/10b PCS coding synchronized state machine(3) to
control the byte alignment (IEEE ‘code-group alignment’) of
the high speed de-serializer
4.49152.3
PHY XS IDLE_D_EN
1 = enable
0 = disable
1’b
R/W
Enables IDLE vs. NON-IDLE detection for lane alignment.
Overridden by PHY XS XAUI_EN, see Table 88
4.49152.2
PHY XS ELST_EN
1 = enable
0 = disable
1’b
R/W
Enable the elastic function of the PHY XS receiver buffer
4.49152.1
PHY XS
A_ALIGN_DIS
1 = disable(2)
0 = enable
1’b
R/W
PHY XS Receiver aligns data on incoming “/A/” characters
(K28.3). If disabled (default), receiver aligns data on IDLE to
non-IDLE transitions (if bit 3 set). Overridden by PHY XS
XAUI_EN, see Table 81
4.49152.0
PHY XS CAL_EN
1 = enable
0 = disable
1’b
R/W
Enable de-skew calculator of PHY XS receiver Align FIFO
Table 80. PHY XS CONTROL REGISTER 2 (Continued)
MDIO REGISTER ADDRESS = 4.49152 (4.C000’h)
BIT
NAME
SETTING
DEFAULT(1)
R/W
DESCRIPTION
Table 81. PHY XS CONTROL REGISTER 3
MDIO REGISTER ADDRESS = 4.49153 (4.C001’h)
BIT
NAME
SETTING
DEFAULT(1)
R/W
DESCRIPTION
4.49153.15
PHY XS DC_O_DIS 1 = Disable, 0 = normal
0’b
R/W
PHY XS DC Offset Disable
4.49153.14:13
Reserved
4.49153.12
MF_SEL
Select source of signals
for four MF pins
0’b
R/W
1 = Select signals from PMA/PCS
to be output on MF pins
0 = Select signals from PHY
XGXS to be output on MF pins
4.49153.11
PHY XS XAUI_EN
1 = enable
0 = disable
1’b
R/W
Enables all XAUI features per 802.3ae-2002. It is
equivalent to setting the configuration bits listed in
Table 65 (but does not change the actual value of the
corresponding MDIO registers’ bits).
4.49153.10:8
PHY_LOS_TH
0’h = 160mVp-p
1’h = 240mVp-p
2’h = 200mVp-p
3’h = 120mVp-p
4’h = 80mVp-p
else = 160mVp-p
000’b
R/W
Set the threshold voltage for the Loss Of Signal
(LOS) detection circuit in PHY XS. Nominal levels are
listed for each control value. Note that the differential
peak-to-peak value is twice that listed
4.49153.7
Reserved
4.49153.6
PHY XS
AKR_SM_EN
1 = enable random A/K/R
0 = /K/ only(2)
0’b
R/W
Enable pseudo- random A/K/R(3) in Inter Packet Gap
(IPG) on transmitter side (vs. /K/ only)
4.49153.5
PHY XS TRANS_EN 1 = enable
0 = disable(2)
Overridden by PHY XS
XAUI_EN, see Table 65
0’b
R/W
This bit enables the transceiver to translate an “IDLE”
pattern in the internal FIFOs (matching the value of
register 4.C003’h) to and from the XAUI IDLE /K/
comma character or /A/, /K/ & /R/ characters.
4.49153.4
Reserved
4.49153.3
PHY XS TX_SDR
PHY XS receive
data rate
0’b
R/W
1 = PHY XS takes data from PCS at half speed
0 = PHY XS takes data from PCS at full speed
ISL35822
相關(guān)PDF資料
PDF描述
ISL41334IRZ-T7A IC TXRX RS232/485 DL 2PRT 40QFN
ISL43485IB-T IC TXRX 1TX/1RX 3V RS-485 8-SOIC
ISL51002CQZ-110 IC FRONT END 10BIT VID 128-MQFP
ISL5314IN IC SYNTHESIZER DIGITAL 48-MQFP
ISL55100AIRZ-T IC COMP DRVR/WINDOW 18V 72-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL36111 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender
ISL36111DRZ-EVALZ 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISL36111DRZ-T7 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ISL36111DRZ-TS 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
ISL36356A-APDK 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:PRISM 11Mbps Wireless Local Area Network Access Point
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*