參數(shù)資料
型號(hào): INTEL486 SX
廠商: Intel Corp.
英文描述: Emedded Ultra-Low Power INTEL486 SX Processor(嵌入式超低能量處理器)
中文描述: Emedded超低功耗英特爾486山西處理器(嵌入式超低能量處理器)
文件頁(yè)數(shù): 12/38頁(yè)
文件大?。?/td> 346K
代理商: INTEL486 SX
Embedded Ultra-Low Power Intel486 SX Processor
8
BUS CYCLE DEFINITION
M/IO#
D/C#
W/R#
O
O
O
Memory/Input-Output
,
Data/Control
and
Write/Read
ines are the primary bus
definition signals. These signals are driven valid as the ADS# signal is asserted.
M/IO#
D/C#
W/R#
Bus Cycle Initiated
0
0
0
Interrupt Acknowledge
0
0
1
HALT/Special Cycle (see details below)
0
1
0
I/O Read
0
1
1
I/O Write
1
0
0
Code Read
1
0
1
Reserved
1
1
0
Memory Read
1
1
1
Memory Write
HALT/Special Cycle
Cycle Name
BE3# - BE0#
Shutdown
1110
HALT
1011
Stop Grant bus cycle
1011
Bus Lock
ndicates that the current bus cycle is locked. The embedded ULP
Intel486 SX processor does not allow a bus hold when LOCK# is asserted
(address holds are allowed). LOCK# goes active in the first clock of the first locked
bus cycle and goes inactive after the last clock of the last locked bus cycle. The
last locked cycle ends when Ready is returned. LOCK# is active LOW and not
driven during bus hold. Locked read cycles are not transformed into cache fill
cycles when KEN# is returned active.
Pseudo-Lock
indicates that the current bus transaction requires more than one
bus cycle to complete. For the embedded ULP Intel486 SX processor, examples of
such operations are segment table descriptor reads (64 bits) and cache line fills
(128 bits).
The embedded ULP Intel486 SX processor drives PLOCK# active until the
addresses for the last bus cycle of the transaction are driven, regardless of
whether RDY# or BRDY# have been returned.
PLOCK# is a function of the BS8#, BS16# and KEN# inputs. PLOCK# should be
sampled only in the clock in which Ready is returned. PLOCK# is active LOW and
is not driven during bus hold.
A4-A2
000
000
100
LOCK#
O
PLOCK#
O
BUS CONTROL
ADS#
O
Address Status
output indicates that a valid bus cycle definition and address are
available on the cycle definition lines and address bus. ADS# is driven active in the
same clock in which the addresses are driven. ADS# is active LOW and not driven
during bus hold.
Table 4. Embedded ULP Intel486
SX Processor Pin Descriptions
(Sheet 2 of 6)
Symbol
Type
Name and Function
相關(guān)PDF資料
PDF描述
INTEL82801 82801AB (ICH0) I/O Controller Hub
INTEL82802AB Firmware Hub (FWH)
INTELDX2 High-Performance 32-Bit Embedded Processor(高性能32位嵌入式處理器)
INTELDX4 Embedded Write-Back Enhanced Processor(32位回復(fù)嵌入式增強(qiáng)型處理器)
IPS54511 FULLY PROTECTED HIGH SIDE POWER MOSFET SWITCH
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
INTEL740 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Graphics (GUI) Accelerator
INTEL82801 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82801AB (ICH0) I/O Controller Hub
INTEL82802AB 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Firmware Hub (FWH)
INTELLIGENT CHARGER + 4AA 制造商:Energizer 功能描述:Bulk
INTELLI-INCH-LR-STARTER K 制造商:ALL MOTION 功能描述:Intelli-Inch Stepper & Controller Starter Kit