參數(shù)資料
型號(hào)： IBM13M32734JCA
廠商： IBM Microeletronics
英文描述： 32M x 72 Two Bank Registered/Buffered SDRAM Module(64M x 64 2組不帶緩沖同步動(dòng)態(tài)RAM模塊)
中文描述： 32M × 72配置兩個(gè)銀行的注冊(cè)/緩沖內(nèi)存模組（64米× 64 2組不帶緩沖同步動(dòng)態(tài)內(nèi)存模塊）
文件頁(yè)數(shù)： 1/20頁(yè)
文件大小： 529K
代理商： IBM13M32734JCA
09K3883.F38743
4/00
IBM13M32734JCA
32M x 72 Two Bank Registered/Buffered SDRAM Module
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 20
Features
168-Pin Registered 8-Byte Dual In-Line Memory
Module
32Mx72 Synchronous DRAM DIMM
Performance:
-260 CL=2 -360 CL=3 -360 CL=2
Reg. Buff. Reg. Buff Reg. Buff.
DIMM CAS Latency
3
2
f
CK
Clock Frequency 100
100
f
CK
Clock Cycle
10
10
t
AC
Clock Access
7.2
7.2
Intended for 66/100MHz & PC100 applications
Inputs and outputs are LVTTL (3.3V) compatible
Single 3.3V
±
0.3V Power Supply
Single Pulsed RAS interface
SDRAMs have four internal banks
Module has two physical banks
Fully Synchronous to positive Clock Edge
Programmable Operation:
- DIMM CAS Latency: 3, 4 (Registered
mode); 2, 3 (Buffered mode)
- Burst Type: Sequential or Interleave
- Burst Length: 1, 2, 4, 8
- Operation: Burst Read and Write or Multiple
Burst Read with Single Write
Data Mask for Byte Read/Write control
Auto Refresh (CBR) and Self Refresh
Automatic and controlled Precharge Commands
Suspend Mode and Power Down Mode
12/10/2 Addressing (Row/Column/Bank)
4096 refresh cycles distributed across 64ms
Card size: 5.25" x 0.157" x 1.70"
Gold contacts
SDRAMs in TSOP
Serial Presence Detect with Write protect
Description
IBM13M32734JCA is a registered 168-Pin Synchro-
nous DRAM Dual In-Line Memory Module (DIMM)
organized as a 32Mx72 high-speed memory array
and is configured as two 16M x 72 physical banks.
The DIMM uses eighteen 16Mx8 SDRAMs in 400
mil TSOP packages. The DIMM achieves high-
speed data-transfer rates of up to 100 MHz by
employing a prefetch/pipeline hybrid architecture
that synchronizes the output data to a system clock.
The DIMM is intended for use in applications operat-
ing from 66MHz to 100 MHz, PC100, memory bus
speeds, and/or heavily loaded bus applications. All
control and address signals are re-driven through
registers/buffers to the SDRAM devices. The DIMM
can be operated in either registered mode (REGE
pin tied high), where the control/address input sig-
nals are latched in the register on one rising clock
edge and sent to the SDRAM devices on the follow-
ing rising clock edge (data access is delayed by one
clock), or in buffered mode (REGE pin tied low)
where the input signals pass through the regis-
ter/buffer to the SDRAM devices on the same clock.
XTK simulation models of the DIMM are available to
determine which mode to design for.
A phase-lock loop (PLL) on the DIMM is used to re-
drive the clock signals to both the SDRAM devices
and the registers to minimize system clock loading.
(CK0 is connected to the PLL, and CK1, CK2, and
CK3 are terminated on the DIMM.) A single clock
enable (CKE0) controls all devices on the DIMM,
enabling the use of SDRAM power-down modes.
Prior to any access operation, the device CAS
latency and burst type/length/operation type must be
programmed into the DIMM by address inputs A0-A9
and A11 using the mode register set cycle. The
DIMM CAS latency when operated in buffered mode
is the same as the device CAS latency as specified
in the SPD EEPROM. The DIMM CAS latency when
operated in registered mode is one clock later due to
the address and control signals being clocked to the
SDRAM devices.
The DIMM uses serial presence detects imple-
mented via a serial EEPROM using the two-pin IIC
protocol. The first 128 bytes of serial PD data are
programmed and locked by the DIMM manufacturer.
The last 128 bytes are available to the customer and
may be write protected by providing a high level to
pin 81 on the DIMM. An on-board pulldown resistor
keeps this in the write-enable mode.
All IBM 168-pin DIMMs provide a high-performance,
flexible 8-byte interface in a 5.25" long space-saving
footprint.
Units
4
3
3
2
100
10
7.2
100
10
7.2
66
15
10.2 10.2
66
15
MHz
ns
ns
.
相關(guān)PDF資料
PDF描述
IBM13M64734BCA 64M x 72 1 Bank Registered/Buffered SDRAM Module(64M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊)
IBM13M64734CCA 64M x 72 2-Bank Registered/Buffered SDRAM Module(64M x 72 2組寄存/緩沖同步動(dòng)態(tài)RAM模塊)
IBM13M64734HCA 64M x 72 Two-Bank Registered SDRAM Module(64M x 72 2組帶寄存同步動(dòng)態(tài)RAM模塊)
IBM13M8734HCB 8M x 72 1 Bank Registered SDRAM Module with PLL(8M x 72 1組帶鎖相環(huán)的寄存同步動(dòng)態(tài)RAM模塊)
IBM13M8734HCC 8M x 72 1 Bank Registered/Buffered SDRAM Module(8M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM14H5481 制造商:AVED Memory Products 功能描述:
IBM14H5540 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述:
IBM17R8251 制造商:AVED Memory Products 功能描述:
IBM17R8252 制造商:AVED Memory Products 功能描述:
IBM1805T 制造商:Schneider Electric 功能描述:IBM1805T
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*