- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383075 > HSP50214B (Intersil Corporation) Programmable Downconverter PDF資料下載
參數(shù)資料
| 型號(hào)： | HSP50214B |
| 廠商： | Intersil Corporation |
| 英文描述： | Programmable Downconverter |
| 中文描述： | 可編程變頻器 |
| 文件頁數(shù)： | 31/60頁 |
| 文件大?。?/td> | 573K |
| 代理商： | HSP50214B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
3-31
One caveat to selecting the FIR outputs to be routed directly
to the coordinate converter is that because the I/Q samples
for the coordinate conversion are chosen from before the
resampler, the magnitude and phase samples will not align
with the I/Q samples, if the resampler or interpolation
halfband filters are used.
This optional signal routing mode was intended for FM or for
burst PSK where a fixed decimation can be used. It is also
applicable when resampling or timing adjustments on the
demodulated samples are done in a processor following
PDC.
The magnitude resolution may suffer because there is no
gain adjustment before computing the magnitude. If the
signal is < - 90dBFS, it will be below the LSB of the
magnitude output.
The enable signal for gating data into the coordinate
converter is either the AGC data ready signal or the
resampler data ready signal. If the resampler is bypassed,
the AGC data ready signal is used and there is a delay of 6
clock cycles between the FIR data being ready and the
coordinate converter block sampling it. If the resampler is
enabled, its data ready signal will be delayed by 6 clocks (for
the AGC) plus the compute delay of the resampler block.
This may cause the I/Q to |r|/
θ
output sample alignment to
shift with decimation. For this reason, it is recommended that
the resampler/halfband filter block be bypassed when using
this new data path.
To select the output of the 255 tap programmable FIR filter to
be routed to the coordinate converter, set Control Word 27,
Bit 13 to a logic one. For routing as in the HSP50214, set
Control Word 27, Bit 13 to a logic zero.
Frequency Discriminator
The discriminator block delays phase from the Cartesian to
Polar Section and subtracts it from the latest sample. This
delay and subtract can be modeled as a programmable
delay comb filter. The output of the filter is d
θ
/dt, or
frequency. The transfer function of the discriminator is
set by
where D is the programmable discriminator delay expressed
in number of sample clock delays. The discriminator output
frequency is then filtered with a programmable FIR filter. The
Block Diagram of the Frequency Discriminator is shown in
Figure 29.
The range of delay in the discriminator is from 1 to 8
samples. Modulo 2
π
subtraction eliminates rollover problems
in the subtraction at 2
π
. The alias free discriminator
frequency range is given by:
where D is the discriminator delay defined in Equation 21
(1 < D < 8), f
SAMPOUT
is the Discriminator FIR filter output
sample rate and CW is the desired center frequency. When
the phase multiplier is set to a value other than 2
0
, the
discriminator range is reduced proportionally. The phase
multiplier can be 1, 2, 4 or 8 (2
0
to 2
3
). Thus, a multiply of 2
1
reduces the range by 2, a multiply of 2
2
reduces the range
by 4, and a multiply of 2
3
reduces the range by 8.
The FIR filter can be configured with up to 63 symmetric taps
and up to 32 asymmetric taps. In the symmetric mode, the
FIR can be configured for even or odd symmetry, as well as
with an even or odd number of filter taps. Decimation is
provided to allow more processing time for longer (i.e., more
taps) filter structures.
The HSP50214B offers an expanded choice of signals to be
filtered by the discriminator FIR. The choices are:
1) 18 bits of delayed, and subtracted (and optionally shifted)
phase. This is the Discriminator FIR filter input found in the
HSP50214.
2) 18 bits of magnitude from the coordinate converter block.
This was added to provide for post-detection filtering of AM
signals.
3) 18 bits from the I output of the resampler/interpolation
halfband filter block. This was added to provide for
processing of SSB signals.
The shift, delay, and subtract functions are bypassed for
items (2) and (3).
In addition to the FIR input selections, the Q input to the
coordinate converter block can be zeroed so that the
magnitude output is the magnitude of I only. Again this was
added to provide for processing SSB signals.
(EQ. 21)
H z
1
Z
D
–
–
=
(EQ. 22)
Range
FREQDISC
CW
F
±
SAMPOUT
D
1
+
(
)
;
=
+
DELAY
(1-8)
-
63-TAP
FIR
FILTER
PHASE INPUT
PHASE MULTIPLIER
DISCRIMINATOR DELAY
DISCRIMINATOR EN
DISC. FIR DECIMATION
FIR SYMMETRY TYPE
FIR SYMMETRY
FIR TAPS
FIR COEFFICIENTS
FREQ(15:0)
(2’s COMPLEMENT)
Controlled via microprocessor interface.
FIGURE 29. FREQUENCY DISCRIMINATOR BLOCK DIAGRAM
+
HSP50214B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50214BVC | Programmable Downconverter |
| HSP50214BVI | Programmable Downconverter |
| HT84 | ADSL Coupling Transformers |
| HT84-00594 | ADSL Coupling Transformers |
| HT8400594S | ADSL Coupling Transformers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50214B_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214BVC | 功能描述:上下轉(zhuǎn)換器 120L MQFP COMTEMP 14-BIT PROGRAMMABLE DOWNCONVERTER 65MSPS RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50214BVCZ | 功能描述:上下轉(zhuǎn)換器 120L MQFP COMTEMP 14-BIT PROG DWNCNVRT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50214BVI | 功能描述:上下轉(zhuǎn)換器 120L MQFP INDTEMP 14-BIT PROGRAMMABLE DOWNCONVERTER 65MSPS RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50214BVIZ | 功能描述:上下轉(zhuǎn)換器 120L MQFP INDTEMP 14-BIT PROG DWNCNVRT RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。