參數(shù)資料
型號: HI5731BIBZ-T
廠商: Intersil
文件頁數(shù): 17/17頁
文件大?。?/td> 0K
描述: CONV D/A 12BIT 100MSPS 28SOIC
標(biāo)準(zhǔn)包裝: 1
設(shè)置時(shí)間: 20ns
位數(shù): 12
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 650mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 28-SOIC W
包裝: 標(biāo)準(zhǔn)包裝
輸出數(shù)目和類型: 2 電流,單極
采樣率(每秒): 100M
其它名稱: HI5731BIBZ-TDKR
9
Detailed Description
The HI5731 is a 12-bit, current out D/A converter. The DAC can
convert at 100MSPS and runs on +5V and -5.2V supplies. The
architecture is an R/2R and segmented switching current cell
arrangement to reduce glitch. Laser trimming is employed to
tune linearity to true 12-bit levels. The HI5731 achieves its low
power and high speed performance from an advanced
BiCMOS process. The HI5731 consumes 650mW (typical) and
has an improved hold time of only 0.25ns (typical). The HI5731
is an excellent converter for use in communications applications
and high performance instrumentation systems.
Digital Inputs
The HI5731 is a TTL/CMOS compatible D/A. Data is latched
by a Master register. Once latched, data inputs D0 (LSB)
thru D11 (MSB) are internally translated from TTL to ECL.
The internal latch and switching current source controls are
implemented in ECL technology to maintain high switching
speeds and low noise characteristics.
Decoder/Driver
The architecture employs a split R/2R ladder and
Segmented Current source arrangement. Bits D0 (LSB) thru
D7 directly drive a typical R/2R network to create the binary
weighted current sources. Bits D8 thru D11 (MSB) pass thru
a “thermometer” decoder that converts the incoming data
into 15 individual segmented current source enables. This
split architecture helps to improve glitch, thus resulting in a
more constant glitch characteristic across the entire output
transfer function.
Clocks and Termination
The internal 12-bit register is updated on the rising edge of
the clock. Since the HI5731 clock rate can run to 100MSPS,
to minimize reflections and clock noise into the part proper
termination should be used. In PCB layout clock runs should
be kept short and have a minimum of loads. To guarantee
consistent results from board to board controlled impedance
PCBs should be used with a characteristic line impedance
ZO of 50.
To terminate the clock line, a shunt terminator to ground is
the most effective type at a 100MSPS clock rate. A typical
value for termination can be determined by the equation:
RT = ZO,
for the termination resistor. For a controlled impedance
board with a ZO of 50, the RT = 50. Shunt termination is
best used at the receiving end of the transmission line or as
close to the HI5731 CLK pin as possible.
Rise and Fall times and propagation delay of the line will be
affected by the Shunt Terminator. The terminator should be
connected to DGND.
Noise Reduction
To reduce power supply noise, separate analog and digital
power supplies should be used with 0.1
F and 0.01F
ceramic capacitors placed as close to the body of the
Pin Descriptions
PIN NUMBER
PIN NAME
PIN DESCRIPTION
1-12
D11 (MSB) thru
D0 (LSB)
Digital Data Bit 11, the Most Significant Bit thru Digital Data Bit 0, the Least Significant Bit.
15
CLK
Data Clock Pin DC to 100MSPS.
13, 14
NC
No Connect.
16
DVCC
Digital Logic Supply +5V.
17, 28
DGND
Digital Ground.
18
DVEE
-5.2V Logic supply.
23
RSET
External resistor to set the full scale output current. IFS = 16 x (VREF OUT / RSET). Typically 976.
27
AGND
Analog Ground supply current return pin.
19
ARTN
Analog Signal Return for the R/2R ladder.
21
IOUT
Current Output Pin.
20
IOUT
Complementary Current Output Pin.
22
AVEE
-5.2V Analog Supply.
24
CTRL IN
Input to the current source base rail. Typically connected to CTRL OUT and a 0.1
F capacitor to AVEE. Allows
external control of the current sources.
25
CTRL OUT
Control Amplifier Out. Provides precision control of the current sources when connected to CTRL IN such that
IFS = 16 x (VREF OUT / RSET).
26
REF OUT
-1.23V (Typ) bandgap reference voltage output. Can sink up to 125
A or be overdriven by an external
reference capable of delivering up to 2mA.
FIGURE 21. CLOCK LINE TERMINATION
RT = 50
HI5731
DAC
CLK
ZO = 50
HI5731
相關(guān)PDF資料
PDF描述
LT6550IMS#PBF IC AMP VIDEO TRIPLE 3.3V 10-MSOP
LT6550IMS IC AMP VIDEO TRIPLE 3.3V 10-MSOP
HI5728INZ IC DAC 10BIT PAR 250M 48LQFP
LT6554CGN#PBF IC BUFFER TRPL VID 650MHZ 16SSOP
LT6554CGN IC BUFFER VID TRPL 650MHZ 16SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HI5731BIP 功能描述:IC DAC 12BIT 100MSPS HS 28-PDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
HI5731BIPS2503 制造商:Rochester Electronics LLC 功能描述:- Bulk
HI5731BIPZ 功能描述:數(shù)模轉(zhuǎn)換器- DAC 28 INDTEMP D/A 12 BIT 100MHZ -5 2V RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
HI5731D DIE 制造商:Harris Corporation 功能描述:
HI5731-EVP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: