參數(shù)資料
型號: GS816136CGD-250T
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 512K X 36 CACHE SRAM, 5.5 ns, PBGA165
封裝: 13 X 15 MM, 1 MM PITCH, FBGA-165
文件頁數(shù): 26/29頁
文件大?。?/td> 797K
代理商: GS816136CGD-250T
GS816118/36CD-333/300/250
Preliminary
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 9/2004
6/29
2004, GSI Technology
Note:
There are pull-up devices on the FT pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate
in the default states as specified in the above tables.
Burst Counter Sequences
BPR 1999.05.18
Mode Pin Functions
Mode Name
Pin
Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00011011
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11000110
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00011011
2nd address
01
00
11
10
3rd address
10110001
4th address
11100100
相關(guān)PDF資料
PDF描述
GS8161EV32BD-200 512K X 32 CACHE SRAM, 6.5 ns, PBGA165
GS8161Z18DGD-200IVT 1M X 18 ZBT SRAM, 6.5 ns, PBGA165
GS8161Z18DT-250IV 1M X 18 ZBT SRAM, 5.5 ns, PQFP100
GS8161Z18DT-200T 1M X 18 ZBT SRAM, 6.5 ns, PQFP100
GS816218 1M x 18, 512K x 36 18Mb S/DCD Sync Burst SRAMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS816136D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816136D) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816136D-133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:165 Bump BGA?x18 Commom I/O?Top View (Package D)
GS816136D-133I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:165 Bump BGA?x18 Commom I/O?Top View (Package D)
GS816136D-150 制造商:未知廠家 制造商全稱:未知廠家 功能描述:165 Bump BGA?x18 Commom I/O?Top View (Package D)