- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17109 > EVAL-ADUC7126QSPZ (Analog Devices Inc)BOARD EVALUATION FOR ADUC7126 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADUC7126QSPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 95/108頁(yè) |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADUC7126 |
| 設(shè)計(jì)資源： | EVAL-ADUC7126 Schematic ADUC7126 Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADUC7126 |
| 所含物品： | 板 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)當(dāng)前第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)
Data Sheet
ADuC7124/ADuC7126
Rev. C | Page 87 of 108
IRQVEC Register
The IRQ interrupt vector register, IRQVEC points to a memory
address containing a pointer to the interrupt service routine of
the currently active IRQ. This register should only be read when
an IRQ occurs and IRQ interrupt nesting has been enabled by
setting Bit 0 of the IRQCONN register.
Name:
IRQVEC
Address:
0xFFFF001C
Default Value:
0x00000000
Access:
Read only
Table 129. IRQVEC MMR Bit Descriptions
Bit
Type
Initial
Value
Description
[31:23]
R
0
Always read as 0.
[22:7]
R/W
0
IRQBASE register value.
[6:2]
R
0
Highest priority source. This is a
value between 0 and 27 represent-
ing the possible interrupt sources.
For example, if the highest currently
active IRQ is Timer 2, then these bits
are [00100].
[1:0]
Reser
ved
0
Reserved bits.
Priority Registers
The IRQ interrupt vector register, IRQVEC points to a memory
address containing a pointer to the interrupt service routine of
the currently active IRQ. This register should only be read when
an IRQ occurs and IRQ interrupt nesting has been enabled by
setting Bit 0 of the IRQCONN register.
IRQP0 Register
Name:
IRQP0
Address:
0xFFFF0020
Default Value:
0x00000000
Access:
Read/write
Table 130. IRQP0 MMR Bit Descriptions
Bit
Name
Description
31
Reserved.
[30:28]
Flash1PI
A priority level of 0 to 7 can be set for the
Flash Block 1 controller interrupt source.
27
Reserved.
[26:24]
Flash0PI
A priority level of 0 to 7 can be set for the
Flash Block 0 controller interrupt source.
23
Reserved.
[22:20]
T3PI
A priority level of 0 to 7 can be set for
Timer 3.
19
Reserved.
Bit
Name
Description
[18:16]
T2PI
A priority level of 0 to 7 can be set for
Timer2.
15
Reserved.
[14:12]
T1PI
A priority level of 0 to 7 can be set for
Timer1.
11
Reserved.
[10:8]
T0PI
A priority level of 0 to 7 can be set for
Timer0.
7
Reserved.
[6:4]
SWINTP
A priority level of 0 to 7 can be set for the
software interrupt source.
[3:0]
Interrupt 0 cannot be prioritized.
IRQP1 Register
Name:
IRQP1
Address:
0xFFFF0024
Default Value:
0x00000000
Access:
Read/write
Table 131. IRQP1 MMR Bit Descriptions
Bit
Name
Description
31
Reserved.
[30:28]
I2C1SPI
A priority level of 0 to 7 can be set for the
I2C1 slave.
27
Reserved.
[26:24]
I2C1MPI
A priority level of 0 to 7 can be set for the
I2C1 master.
23
Reserved.
[22:20]
I2C0SPI
A priority level of 0 to 7 can be set for the
I2C0 slave.
19
Reserved.
[18:16]
I2C0MPI
A priority level of 0 to 7 can be set for the
I2C 0 master.
15
Reserved.
[14:12]
PLLPI
A priority level of 0 to 7 can be set for the
PLL lock interrupt.
11
Reserved.
[10:8]
UART1PI
A priority level of 0 to 7 can be set for
UART1.
7
Reserved.
[6:4]
UART0PI
A priority level of 0 to 7 can be set for
UART0.
5
Reserved.
[2:0]
ADCPI
A priority level of 0 to 7 can be set for the
ADC interrupt source.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| REC5-243.3SRWZ/H4/A | CONV DC/DC 5W 9-36VIN 3.3VOUT |
| EVAL-ADUC7023QSPZ | KIT DEV FOR ADUC7023 QUICK START |
| RPS-1K-6-250/2.0-9 | HEAT SHRINK SLEEVE |
| ECM30DCWH | CONN EDGECARD 60POS DIP .156 SLD |
| SC43B-3R3 | INDUCTOR SMD 3.3UH 1.44A 7.96MHZ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC7128QSPZ | 功能描述:KIT DEV FOR ADUC7128 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC7128QSPZ2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC |
| EVAL-ADUC7129QSPZ | 制造商:Analog Devices 功能描述:- Bulk |
| EVAL-ADUC812QS | 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM |
| EVAL-ADUC812QSP | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter㈢, Multichannel 12-Bit ADC with Embedded Flash MCU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。