參數(shù)資料
型號(hào)： EVAL-ADUC7126QSPZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 69/108頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR ADUC7126
設(shè)計(jì)資源： EVAL-ADUC7126 Schematic
ADUC7126 Gerber Files
標(biāo)準(zhǔn)包裝： 1
系列： MicroConverter® ADuC7xxx
類(lèi)型： MCU
適用于相關(guān)產(chǎn)品： ADUC7126
所含物品： 板
Data Sheet
ADuC7124/ADuC7126
Rev. C | Page 63 of 108
Table 93. COMxIID0 MMR Bit Descriptions
Bit
Name
Description
[7:6]
FIFOMODE
FIFO mode flag.
0x0: non-FIFO mode.
0x1: reserved.
0x2: reserved.
0x3: FIFO mode. Set automatically if
FIFOEN is set.
[5:4]
Reserved
[3:1]
STATUS[2:0]
Interrupt status bits that work only when
NINT is set.
[000]: modem status interrupt. Cleared by
reading COMxSTA1. Priority 4.
[001]: for non-FIFO mode, transmit buffer
empty interrupt.
For FIFO mode, Tx FIFO is empty.
Cleared by writing COMxTX or reading
COMxIID0. Priority 3.
[010]: non-FIFO mode. Receive buffer data
ready interrupt. Cleared automatically by
reading COMxRX.
For FIFO mode, set trigger level reached.
Cleared automatically when FIFO drops
below the trigger level. Priority 2.
[011]: receive line status error interrupt.
Cleared by reading COMxSTA0. Priority 1.
[110]: Rx FIFO timeout interrupt (FIFO
mode only). Set automatically if there is at
least one byte in the Rx FIFO, and there is
no access to the Rx FIFO in the next four-
frames accessing cycle. Cleared by reading
COMxRX, setting RXRST, or when a new
byte arrives in the Rx FIFO1. Priority 2.
[Other state]: reserved.
0
NINT
Set to disable interrupt flags by
STATUS[2:0]. Clear to enable interrupt.
1 A frame time is the time allotted for one start bit, n data bits, one parity bit,
and one stop bit. Here, n is the word length selected with the WLS bits in
COMxCON0.
WLS[1:0] = 00: timeout threshold = time for 32 bits = (1 + 5 + 1 + 1) × 4.
WLS[1:0] = 01: timeout threshold = time for 36 bits = (1 + 6 + 1 + 1) × 4.
WLS[1:0] = 10: timeout threshold = time for 40 bits = (1 + 7 + 1 + 1) × 4.
WLS[1:0] = 11: timeout threshold = time for 44 bits = (1 + 8 + 1 + 1) × 4.
COM0FCR Register
Name:
COM0FCR
Address:
0xFFFF0708
Default Value:
0x00
Access:
Read/write
The FIFO control register (FCR) is a write-only register at the
same address as the interrupt identification register (IIR), which
is a read-only register.
COM1FCR Register
Name:
COM1FCR
Address:
0xFFFF0748
Default Value:
0x00
Access:
Read/write
The FIFO control register (FCR) is a write-only register at the
same address as the interrupt identification register (IIR), which
is a read-only register.
Table 94. COMxFCR MMR Bit Descriptions
Bit
Name
Description
[7:5]
RXFIFOTL
Receiver FIFO trigger level. RXFIFOTL sets the
trigger level for the receiver FIFO. When the
trigger level is reached, a receiver data-ready
interrupt is generated (if the interrupt
request is enabled). When the FIFO drops
below the trigger level, the interrupt is
cleared.
0x0: one byte.
0x1: two bytes.
0x2: four bytes.
0x3: six bytes.
0x4: eight bytes.
0x5: 10 bytes.
0x6: 12 bytes.
0x7: 14 bytes.
[4:3]
Reserved
2
TXRST
Tx FIFO reset. Writing a 1 flushes the Tx FIFO.
Does not affect shift register. Note that
TXRST should be cleared manually to make
Tx FIFO work after flushing.
1
RXRST
Rx FIFO reset. Writing a 1 flushes the Rx FIFO.
Does not affect shift register. Note that
RXRST should be cleared manually to make
the Rx FIFO work after flushing.
0
FIFOEN
Transmitter and receiver FIFOs mode enable.
FIFOEN must be set before other FCR bits are
written to. Set for FIFO mode. The transmitter
and receiver FIFOs are enabled. Cleared for
non-FIFO mode; the transmitter and receiver
FIFOs are disabled, and the FIFO pointers are
cleared.
COM0CON0 Register
Name:
COM0CON0
Address:
0xFFFF070C
Default Value:
0x00
Access:
Read/write
COM0CON0 is the line control register for UART0.
相關(guān)PDF資料
PDF描述
REC5-243.3SRWZ/H4/A CONV DC/DC 5W 9-36VIN 3.3VOUT
EVAL-ADUC7023QSPZ KIT DEV FOR ADUC7023 QUICK START
RPS-1K-6-250/2.0-9 HEAT SHRINK SLEEVE
ECM30DCWH CONN EDGECARD 60POS DIP .156 SLD
SC43B-3R3 INDUCTOR SMD 3.3UH 1.44A 7.96MHZ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC7128QSPZ 功能描述:KIT DEV FOR ADUC7128 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類(lèi)型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤(pán)，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤(pán) 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
EVAL-ADUC7128QSPZ2 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
EVAL-ADUC7129QSPZ 制造商:Analog Devices 功能描述:- Bulk
EVAL-ADUC812QS 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM
EVAL-ADUC812QSP 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:MicroConverter㈢, Multichannel 12-Bit ADC with Embedded Flash MCU
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*