- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17109 > EVAL-ADUC7126QSPZ (Analog Devices Inc)BOARD EVALUATION FOR ADUC7126 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC7126QSPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 44/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADUC7126 |
| 設(shè)計資源： | EVAL-ADUC7126 Schematic ADUC7126 Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADUC7126 |
| 所含物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
ADuC7124/ADuC7126
Data Sheet
Rev. C | Page 40 of 108
on P0.5 (see the General-Purpose Input/Output section) if
enabled in the ADCCON register.
ADCDAT Register
Name:
ADCDAT
Address:
0xFFFF0510
Default Value:
0x00000000
Access:
Read only
ADCDAT is an ADC data result register that holds the 12-bit
ADC result, as shown in Figure 30.
ADCRST Register
Name:
ADCRST
Address:
0xFFFF0514
Default Value:
0x00
Access:
Read/write
ADCRST resets the digital interface of the ADC. Writing any value
to this register resets all the ADC registers to their default values.
ADCGN Register
Name:
ADCGN
Address:
0xFFFF0530
Default Value:
0x0200
Access:
Read/write
ADCGN is a 10-bit gain calibration register.
ADCOF Register
Name:
ADCOF
Address:
0xFFFF0534
Default Value:
0x0200
Access:
Read/write
ADCOF is a 10-bit offset calibration register.
CONVERTER OPERATION
The ADC incorporates a successive approximation (SAR)
architecture involving a charge-sampled input stage. This
architecture can operate in three different modes: differential,
pseudo differential, and single-ended.
Differential Mode
The ADuC7124/ADuC7126 each contains a successive approx-
imation ADC based on two capacitive DACs. Figure 32 and
Figure 33 show simplified schematics of the ADC in acquisition
and conversion phases, respectively. The ADC comprises con-
trol logic, a SAR, and two capacitive DACs. In Figure 32 (the
acquisition phase), SW3 is closed and SW1 and SW2 are in
Position A. The comparator is held in a balanced condition, and
the sampling capacitor arrays acquire the differential signal on
the input.
0912
3
-0
1
7
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VREF
AIN0
AIN11
MUX
CHANNEL+
CHANNEL–
Figure 32. ADC Acquisition Phase
When the ADC starts a conversion, as shown in Figure 33, SW3
opens, and then SW1 and SW2 move to Position B. This causes
the comparator to become unbalanced. Both inputs are discon-
nected once the conversion begins. The control logic and the
charge redistribution DACs are used to add and subtract fixed
amounts of charge from the sampling capacitor arrays to bring
the comparator back into a balanced condition. When the
comparator is rebalanced, the conversion is complete. The
control logic generates the ADC output code. The output
impedances of the sources driving the VIN+ and VIN– pins must
be matched; otherwise, the two inputs have different settling
times, resulting in errors.
0912
3
-0
1
8
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VREF
AIN0
AIN11
MUX
CHANNEL+
CHANNEL–
Figure 33. ADC Conversion Phase
Pseudo Differential Mode
In pseudo differential mode, Channel is linked to the
ADCNEG pin of the ADuC7124/ADuC7126. In Figure 34,
ADCNEG is represented as VIN. SW2 switches between A
(Channel) and B (VREF). The ADCNEG pin must be connected
to ground or to a low voltage. The input signal on VIN+ can then
vary from VIN to VREF + VIN. Note that VIN must be chosen so
that VREF + VIN do not exceed AVDD.
0912
3
-0
1
9
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VREF
AIN0
AIN11
VIN–
MUX
CHANNEL+
CHANNEL–
Figure 34. ADC in Pseudo Differential Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| REC5-243.3SRWZ/H4/A | CONV DC/DC 5W 9-36VIN 3.3VOUT |
| EVAL-ADUC7023QSPZ | KIT DEV FOR ADUC7023 QUICK START |
| RPS-1K-6-250/2.0-9 | HEAT SHRINK SLEEVE |
| ECM30DCWH | CONN EDGECARD 60POS DIP .156 SLD |
| SC43B-3R3 | INDUCTOR SMD 3.3UH 1.44A 7.96MHZ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC7128QSPZ | 功能描述:KIT DEV FOR ADUC7128 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC7128QSPZ2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC |
| EVAL-ADUC7129QSPZ | 制造商:Analog Devices 功能描述:- Bulk |
| EVAL-ADUC812QS | 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM |
| EVAL-ADUC812QSP | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter㈢, Multichannel 12-Bit ADC with Embedded Flash MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。