- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-AD7731EB (Analog Devices, Inc.) Low Noise, High Throughput 24-Bit Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7731EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Low Noise, High Throughput 24-Bit Sigma-Delta ADC |
| 中文描述： | 低噪聲，高吞吐量的24位Σ-Δ模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 26/44頁 |
| 文件大小： | 411K |
| 代理商： | EVAL-AD7731EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD7731
–26–
REV. 0
Chop Mode (SK IP = 0, CHP = 1)
With CHOP mode enabled and SK IP mode disabled, the sec-
ond stage filter is presented with alternating first stage filter
outputs and processes data accordingly. It has two primary
functions. One is to set the overall frequency response and the
second is to eliminate the modulated offset effect which appears
on the output of the first stage filter. T ime to first output is
22
×
1/Output Rate in this mode. T able X VIII summarizes the
settling time and subsequent throughput rate for the various
different modes.
Figure 9 shows the full frequency response of the AD7731 when
the second stage filter is set for normal FIR operation. T his
response is for chop mode enabled with the decimal equivalent
of the word in the SF bits set to 512 and a master clock fre-
quency of 4.9152 MHz. T he response will scale proportionately
with master clock frequency. T he response is shown from dc to
100 Hz. T he rejection at 50 Hz
±
1 Hz and 60 Hz
±
1 Hz is
better than 88 dB.
T he –3 dB frequency for the frequency response of the AD7731
with the second stage filter set for normal FIR operation and
chop mode enabled is determined by the following relationship:
f
3
dB
=
0.0395
×
f
MOD
×
1
3
×
SF
CHP
=
1
(
)
In this case,
f
3 dB
=
7.9 Hz and the stop-band, where the attenua-
tion is greater than 64.5 dB, is determined by:
f
STOP
=
0.14
×
f
MOD
×
1
3
×
SF
CHP
=
1
(
)
In this case,
f
STOP
=
28 Hz.
FREQUENCY – Hz
0
–60
–100
0
90
G
10
20
30
40
50
60
70
80
–10
–50
–70
–90
–30
–40
–80
–20
–120
–110
100
Figure 9. Detailed Full Frequency Response of AD7731
(SKIP = 0, CHP = 1, SF = 512)
Figure 10 shows the frequency response for the same set of
conditions as for Figure 9 but in this case the response in shown
out to 600 Hz. T his response shows that the attenuation of
input frequencies close to 200 Hz and 400 Hz is significantly
less than at other input frequencies. T hese “peaks” in the fre-
quency response are a by-product of the chopping of the input.
T he plot of Figure 10 is the amplitude for different input fre-
quencies. Note that because the output rate is 200 Hz for the
conditions under which Figure 10 is plotted, if something ex-
isted in the input frequency domain at 200 Hz, it would be
aliased and appear in the output frequency domain at dc.
Because of this effect, care should be taken in choosing an out-
put rate which is close to the line frequency in the application.
For example, if the line frequency is 50 Hz, an output update
rate of 50 Hz should not be chosen as it will significantly reduce
the AD7731’s line frequency rejection (the 50 Hz will appear as
a dc component with only 6 dB attenuation). However, choos-
ing 60 Hz as the output rate (SF = 1707) will give better than
90 dB attenuation of the aliased line frequency. In a similar
fashion, if the line frequency is 60 Hz, it is recommended that
the user choose an output update rate of 50 Hz (SF = 2048).
FREQUENCY – Hz
0
–60
–100
0
450
G
50
100 150 200 250 300 350 400
–10
–50
–70
–90
–30
–40
–80
–20
–120
–110
500 550
600
Figure 10. Expanded Full Frequency Response of AD7731
(SKIP = 0, CHP = 1, SF = 512)
Similarly, multiples of the line frequency should be avoided as
the output rate because harmonics of the line frequency will not
be fully attenuated. T he programmability of the AD7731’s
output rate should allow the user to readily choose an output
rate which overcomes this issue. An alternative is to use the part
in nonchop mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7751EB | Energy Metering IC With On-Chip Fault Detection |
| EVAL-AD7755EB | Energy Metering IC with Pulse Output |
| EVAL-AD7783EB | Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources |
| EVAL-AD7843CB | Touch Screen Digitizer |
| EVAL-AD7851CB | 14-Bit 333 kSPS Serial A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7731EBZ | 功能描述:BOARD EVALUATION FOR AD7731 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7732EB | 制造商:Analog Devices 功能描述:2-CHANNEL, ??10 V INPUT RANGE, HIGH THROUGHPUT, 24-BIT ADC |
| EVAL-AD7732EBZ | 功能描述:BOARD EVAL FOR AD7732 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7734EBZ | 功能描述:BOARD EVALUATION FOR AD7734 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7738EB | 制造商:Analog Devices 功能描述:Evaluation Board For AD7738 ADC 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。