- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362800 > EVAL-AD5383EB (Analog Devices, Inc.) 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5383EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC |
| 中文描述： | 32通道，3伏/ 5 V，單電源，12位，電壓輸出DAC |
| 文件頁數(shù)： | 32/40頁 |
| 文件大?。?/td> | 1201K |
| 代理商： | EVAL-AD5383EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD5383
AD5383 to PIC16C6x/7x
The PIC16C6x/7x synchronous serial port (SSP) is configured
as an SPI master with the Clock Polarity bit = 0. This is done by
writing to the synchronous serial port control register
(SSPCON). See the PIC16/17 Microcontroller User Manual. In
this example I/O, port RA1 is being used to pulse SYNC and
enable the serial port of the AD5383. This microcontroller
transfers only eight bits of data during each serial transfer
operation; therefore, three consecutive read/write operations
may be needed depending on the mode. Figure 36 shows the
connection diagram.
Rev. 0 | Page 32 of 40
0
PIC16C6X/7X
AD5383
SDI/RC4
SDO/RC5
SCK/RC3
RA1
SDO
DIN
SCLK
SYNC
SPI/I2C
RESET
SER/PAR
DV
DD
Figure 36. AD5383-to-PIC16C6x/7x Interface
AD5383 to 8051
The AD5383 requires a clock synchronized to the serial data.
The 8051 serial interface must therefore be operated in Mode 0.
In this mode, serial data enters and exits through RxD, and a
shift clock is output on TxD. Figure 37 shows how the 8051 is
connected to the AD5383. Because the AD5383 shifts data out
on the rising edge of the shift clock and latches data in on the
falling edge, the shift clock must be inverted. The AD5383
requires its data to be MSB first. Since the 8051 outputs the LSB
first, the transmit routine must take this into account.
0
8XC51
AD5383
RxD
TxD
P1.1
SDO
DIN
SCLK
SYNC
SPI/I2C
RESET
SER/PAR
DV
DD
Figure 37. AD5383-to-8051 Interface
AD5383 to ADSP-2101/ADSP-2103
Figure 38 shows a serial interface between the AD5383 and the
ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should
be set up to operate in SPORT transmit alternate framing mode.
The ADSP-2101/ADSP-2103 SPORT is programmed through
the SPORT control register and should be configured as follows:
internal clock operation, active low framing, and 16-bit word
length. Transmission is initiated by writing a word to the Tx
register after the SPORT has been enabled.
0
ADSP-2101/
ADSP-2103
AD5383
DR
DT
SCK
TFS
RFS
SDO
DIN
SCLK
RESET
SER/PAR
DV
DD
SPI/I2C
SYNC
Figure 38. AD5383-to-ADSP-2101/ADSP-2103 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD5398EB | 120 mA, Current Sinking, 10-Bit, I2C DAC |
| EVAL-AD5415EB | Dual 12-Bit, High Bandwidth, Multiplying DAC with 4-Quadrant Resistors and Serial Interface |
| EVAL-AD5426EB | 8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| EVAL-AD5432EB | CAP, .22UF, 10V, SMT, 0603 |
| EVAL-AD5443EB | CAP X7R 470PF 50V 10% 0603 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5390EB | 制造商:Analog Devices 功能描述: |
| EVAL-AD5390EBZ | 功能描述:BOARD EVALUATION FOR AD5390 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5391EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD5391EBZ | 功能描述:BOARD EVALUATION FOR AD5391 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5392EB | 制造商:Analog Devices 功能描述:EVAL BD FOR 8-/16CH, 3V/5 V, SERL INPUT, SGL-SUPPLY,12-/14BI - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。