- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362800 > EVAL-AD5383EB (Analog Devices, Inc.) 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5383EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC |
| 中文描述： | 32通道，3伏/ 5 V，單電源，12位，電壓輸出DAC |
| 文件頁數(shù)： | 27/40頁 |
| 文件大?。?/td> | 1201K |
| 代理商： | EVAL-AD5383EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD5383
Daisy-Chain Mode
For systems that contain several devices, the SDO pin may be
used to daisy-chain several devices together. This daisy-chain
mode can be useful in system diagnostics and in reducing the
number of serial interface lines.
Rev. 0 | Page 27 of 40
By connecting the DCEN (Daisy-Chain Enable) pin high, daisy-
chain mode is enabled. The first falling edge of SYNC starts the
write cycle. The SCLK is continuously applied to the input shift
register when SYNC is low. If more than 24 clock pulses are
applied, the data ripples out of the shift register and appears on
the SDO line. This data is clocked out on the rising edge of
SCLK and is valid on the falling edge. By connecting the SDO of
the first device to the DIN input on the next device in the chain,
a multidevice interface is constructed. Twenty-four clock pulses
are required for each device in the system. Therefore, the total
number of clock cycles must equal 24N, where N is the total
number of AD538x devices in the chain.
When the serial transfer to all devices is complete, SYNC is
taken high. This latches the input data in each device in the
daisy-chain and prevents any further data from being clocked
into the input shift register.
If the SYNC is taken high before 24 clocks are clocked into the
part, this is considered a bad frame and the data is discarded.
The serial clock may be either a continuous or a gated clock. A
continuous SCLK source can only be used if it can be arranged
that SYNC is held low for the correct number of clock cycles. In
gated clock mode, a burst clock containing the exact number of
clock cycles must be used and SYNC must be taken high after
the final clock to latch the data.
Readback Mode
Readback mode is invoked by setting the R/W bit = 1 in the
serial input register write. With R/W = 1, Bits A4 to A0, in
association with Bits REG1 and REG0, select the register to be
read. The remaining data bits in the write sequence are don’t
cares. During the next SPI write, the data appearing on the SDO
output will contain the data from the previously addressed
register. For a read of a single register, the NOP command can
be used in clocking out the data from the selected register on
SDO. Figure 30 shows the readback sequence. For example, to
read back the M register of Channel 0 on the AD5383, the
following sequence should be implemented. First, write
0x404XXX to the AD5383 input register. This configures the
AD5383 for read mode with the m register of Channel 0
selected. Note that data bits DB11 to DB0 are don’t cares. Follow
this with a second write, a NOP condition, 0x000000. During
this write, the data from the m register is clocked out on the
DOUT line, i.e., data clocked out will contain the data from the
m register in Bits DB11 to DB0, and the top 10 bits contain the
address information as previously written. In readback mode,
the SYNC signal must frame the data. Data is clocked out on the
rising edge of SCLK and is valid on the falling edge of the SCLK
signal. If the SCLK idles high between the write and read
operations of a readback operation, the first bit of data is
clocked out on the falling edge of SYNC.
0
24
48
SCLK
SYNC
DIN
SDO
UNDEFINED
SELECTED REGISTER DATA CLOCKED OUT
NOP CONDITION
INPUT WORD SPECIFIES REGISTER TO BE READ
DB23
DB0
DB0
DB23
DB23
DB0
DB0
DB23
Figure 30. Serial Readback Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD5398EB | 120 mA, Current Sinking, 10-Bit, I2C DAC |
| EVAL-AD5415EB | Dual 12-Bit, High Bandwidth, Multiplying DAC with 4-Quadrant Resistors and Serial Interface |
| EVAL-AD5426EB | 8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| EVAL-AD5432EB | CAP, .22UF, 10V, SMT, 0603 |
| EVAL-AD5443EB | CAP X7R 470PF 50V 10% 0603 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5390EB | 制造商:Analog Devices 功能描述: |
| EVAL-AD5390EBZ | 功能描述:BOARD EVALUATION FOR AD5390 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5391EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD5391EBZ | 功能描述:BOARD EVALUATION FOR AD5391 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5392EB | 制造商:Analog Devices 功能描述:EVAL BD FOR 8-/16CH, 3V/5 V, SERL INPUT, SGL-SUPPLY,12-/14BI - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。