- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378593 > DSP56004ROM (飛思卡爾半導(dǎo)體(中國)有限公司) SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS PDF資料下載
參數(shù)資料
| 型號： | DSP56004ROM |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS |
| 中文描述： | Symphony音頻DSP系列的24位數(shù)字信號處理器 |
| 文件頁數(shù)： | 59/82頁 |
| 文件大?。?/td> | 636K |
| 代理商： | DSP56004ROM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
Specifications
Serial Host Interface (SHI) I
2
C Protocol Timing
MOTOROLA
DSP56004/D, Rev. 3
2-35
189 First SCL Edge
to HREQ In Not
Asserted (HREQ
In Hold Time)
master
0
0
—
0
—
0
—
ns
Note:
1.
2.
C
L
is in pF, R
P
is in k
, and result is in ns.
A t
I
Bypassed Filter mode.
A t
I
Narrow Filter mode.
A t
I
Filter mode.
A t
I
Bypassed Filter mode.
A t
I
Narrow Filter mode.
A t
I
Filter mode.
A t
I
Bypassed Filter mode.
A t
I
Narrow Filter mode.
A t
I
Filter mode.
Refer to the
DSP56004 User’s Manual
for a detailed description of how to use the filtering modes.
2
CCP
of 34
×
T
C
(the maximum permitted for the given bus load) was used for the calculations in the
2
CCP
of 36
×
T
C
(the maximum permitted for the given bus load) was used for the calculations in the
2
CCP
of 40
×
T
C
(the maximum permitted for the given bus load) was used for the calculations in the Wide
3.
2
CCP
of 43
×
T
C
(the maximum permitted for the given bus load) was used for the calculations in the
2
CCP
of 46
×
T
C
(the maximum permitted for the given bus load) was used for the calculations in the
2
CCP
of 51
×
T
C
(the maximum permitted for the given bus load) was used for the calculations in the Wide
4.
2
CCP
of 52
×
T
C
(the maximum permitted for the given bus load) was used for the calculations in the
2
CCP
of 56
×
T
C
(the maximum permitted for the given bus load) was used for the calculations in the
2
CCP
of 62
×
T
C
(the maximum permitted for the given bus load) was used for the calculations in the Wide
5.
Figure 2-21
I
2
C Timing
Table 2-15
SHI Improved I
2
C Protocol Timing (Continued)
Improved I
2
C (C
L
= 50 pF, R
P
= 2 k
)
No.
Char.
Sym.
Mode
Filter
Mode
Expression
50 MHz
2
66 MHz
3
81 MHz
4
U
n
i
t
Min Max Min Max Min Max
Start
SCL
HREQ
SDA
ACK
MSB
LSB
Stop
171
Stop
173
176
175
177
178
180
179
172
186
182
183
189
174
188
184
187
AA0275
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP56721 | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPA56720AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPA56721AF | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPA56721AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPB56720AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56004UM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56004 24-Bit Digital Signal Processor User＇s Manual Revision 1 |
| DSP56004UM/AD | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS |
| DSP56005DS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56005 24-Bit Digital Signal Processor Datasheet |
| DSP56005UM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56005 24-Bit Digital Signal Processor User＇s Manual |
| DSP56007DS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56007 24-Bit Digital Signal Processor Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。