- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378593 > DSP56004ROM (飛思卡爾半導(dǎo)體(中國(guó))有限公司) SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP56004ROM |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS |
| 中文描述： | Symphony音頻DSP系列的24位數(shù)字信號(hào)處理器 |
| 文件頁數(shù)： | 3/82頁 |
| 文件大?。?/td> | 636K |
| 代理商： | DSP56004ROM |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
DSP56004
Features
MOTOROLA
DSP56004/D, Rev. 3
iii
FEATURES
Digital Signal Processing Core
Efficient, object code compatible with the 24-bit DSP56000 core engine
Up to 40.5 Million Instructions Per Second (MIPS)—24.7 ns instruction cycle at
81 MHz; up to 324 Million Operations Per Second (MOPS) at 81 MHz
Highly parallel instruction set with unique DSP addressing modes
Two 56-bit accumulators including extension byte
Parallel 24
×
24-bit multiply-accumulate in 1 instruction cycle (2 clock cycles)
Double precision 48
×
48-bit multiply with 96-bit result in 6 instruction cycles
56-bit addition/ subtraction in 1 instruction cycle
Fractional and integer arithmetic with support for multiprecision arithmetic
Hardware support for block floating-point Fast Fourier Transforms (FFT)
Hardware nested DO loops
Zero-overhead fast interrupts (2 instruction cycles)
Four 24-bit internal data buses and three 16-bit internal address buses for
simultaneous accesses to one program and two data memories
Fabricated in high-density CMOS
Memory
On-chip modified Harvard architecture which permits simultaneous accesses
to program and two data memories
Bootstrap loading from Serial Host Interface or External Memory Interface
Table 1
Memory Configuration (Word width is 24 bits)
Part Type
Program
X Data
Y Data
Boot-strap
ROM
ROM
RAM
ROM
RAM
ROM
RAM
DSP56004
1
None
512
256
256
256
256
64
DSP56004ROM
2
2560
256
256
256
256
256
64
Note:
1.
2.
X data ROM is programmed with
These ROMs may be factory programmed with data/ program provided by the application developer.
log
2
x
and
2
x
tables
; Y data ROM is programmed with a sine table.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP56721 | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPA56720AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPA56721AF | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPA56721AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPB56720AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56004UM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56004 24-Bit Digital Signal Processor User＇s Manual Revision 1 |
| DSP56004UM/AD | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS |
| DSP56005DS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56005 24-Bit Digital Signal Processor Datasheet |
| DSP56005UM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56005 24-Bit Digital Signal Processor User＇s Manual |
| DSP56007DS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56007 24-Bit Digital Signal Processor Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。