- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378593 > DSP56004ROM (飛思卡爾半導(dǎo)體(中國(guó))有限公司) SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP56004ROM |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS |
| 中文描述： | Symphony音頻DSP系列的24位數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 16/82頁(yè) |
| 文件大?。?/td> | 636K |
| 代理商： | DSP56004ROM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
1-10
DSP56004/D, Rev. 3
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Signal/Connection Descriptions
Serial Host Interface (SHI)
SERIAL HOST INTERFACE (SHI)
The Serial Host Interface
(SHI) has five I/ O signals, which may be configured to
operate in either SPI or I
2
C mode.
Table 1-8
lists the SHI signals.
Table 1-8
Serial Host Interface (SHI) signals
Signal Name
Signal
Type
State
during
Reset
Signal Description
SCK
SCL
Input or
Output
Input or
Output
Tri-stated
SPI Serial Clock (SCK)
—The SCK signal is an output
when the SPI is configured as a master, and a Schmitt-
trigger input when the SPI is configured as a slave. When
the SPI is configured as a master, the SCK signal is
derived from the internal SHI clock generator. When the
SPI is configured as a slave, the SCK signal is an input,
and the clock signal from the external master
synchronizes the data transfer. The SCK signal is ignored
by the SPI if it is defined as a slave and the Slave Select
(SS) signal is not asserted. In both the master and slave
SPI devices, data is shifted on one edge of the SCK signal
and is sampled on the opposite edge where data is stable.
Edge polarity is determined by the SPI transfer protocol.
I
2
C Serial Clock (SCL)
—SCL carries the clock for bus
transactions in the I
2
C mode. SCL is a Schmitt-trigger
input when configured as a slave, and an open-drain
output when configured as a master. SCL should be
connected to V
CC
through a pull-up resistor. The
maximum allowed internally generated bit clock
frequency is
F
osc
/
4
for the SPI mode and
F
osc
/
6
for the
I
2
C mode where F
osc
is the clock on EXTAL. The
maximum allowed externally generated bit clock
frequency is
F
osc
/
3
for the SPI mode and
F
osc
/
5
for the
I
2
C mode. This signal is tri-stated during hardware reset,
software reset, or individual reset (no need for external
pull-up in this state).
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP56721 | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPA56720AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPA56721AF | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPA56721AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPB56720AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56004UM | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP56004 24-Bit Digital Signal Processor User＇s Manual Revision 1 |
| DSP56004UM/AD | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS |
| DSP56005DS | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP56005 24-Bit Digital Signal Processor Datasheet |
| DSP56005UM | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP56005 24-Bit Digital Signal Processor User＇s Manual |
| DSP56007DS | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP56007 24-Bit Digital Signal Processor Data Sheet |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。