
DS26522 Dual T1/E1/J1 Transceiver
69 of 258
Table 8-29. Recommended Supply Decoupling
SUPPLY PINS
DECOUPLING
CAPACITANCE
0.1
μ
F + 0.1
μ
F + 1
μ
F + 10
μ
F
NOTES
DVDD/DVSS
—
DVDDIO/DVSSIO
0.1
μ
F + 0.1
μ
F + 1
μ
F + 10
μ
F
—
ATVDD/ATVSS
(0.1
μ
F + 1
μ
F + 10
μ
F) x 4
Place set of three capacitors on each side of the
device.
Place set of three capacitors on each side of the
device.
—
ARVDD/ARVSS
(0.1
μ
F + 1
μ
F + 10
μ
F) x 4
ACVDD/ACVSS
0.1
μ
F + 1
μ
F + 10
μ
F
8.11.1 LIU Operation
The analog AMI/HDB3 waveforms off of the E1 lines or the AMI/B8ZS waveform off of the T1 lines are transformer
coupled into the RTIP and RRING pins of the DS26522. The user has the option to use internal termination,
software selectable for 75
Ω
/100
Ω
/110
Ω
/120
Ω
applications, or external termination. The LIU recovers clock and
data from the analog signal and passes it through the jitter attenuation mux. The DS26522 contains an active filter
that reconstructs the analog received signal for the nonlinear losses that occur in transmission. The receive
circuitry also is configurable for various monitor applications. The device has a usable receive sensitivity of 0dB to
-43dB for E1 and 0dB to -36dB for T1, which allows the device to operate on 0.63mm (22AWG) cables up to 2.5km
(E1) and 6k feet (T1) in length. Data input to the transmit side of the LIU is sent via the jitter attenuation mux to the
waveshaping circuitry and line driver. The DS26522 drives the E1 or T1 line from the TTIP and TRING pins via a
coupling transformer. The line driver can handle both CEPT 30/ISDN-PRI lines for E1 and long-haul (CSU) or
short-haul (DSX-1) lines for T1. The registers that control the LIU operation are shown in
Table 8-30
.
Table 8-30. Registers Related to Control of DS26522 LIU
REGISTER
FRAMER
ADDRESSES
FUNCTION
Global Transceiver Control Register 2
(
GTCR2
)
Global Transceiver Clock Control Register
(
GTCCR
)
0F2h
Global transceiver control.
0F3h
MPS selections, backplane clock selections
Global LIU Software Reset Register (
GLSRR
)
0F5h
Software reset control for the LIU.
Global LIU Interrupt Status Register (
GLISR
)
0FBh
Interrupt status bit for each of the LIU.
Global LIU Interrupt Mask Register (
GLIMR
)
LIU Transmit Receive Control Register
(
LTRCR
)
LIU Transmit Impedance and Pulse Shape
Selection Register (
LTITSR
)
0FEh
Interrupt mask register for the LIU.
T1/J1/E1 selection, output tri-state, loss
criteria.
Transmit pulse shape and impedance
selection.
Transmit maintenance and jitter attenuation
control register.
LIU real-time status register.
LIU mask registers based on latched status
bits.
LIU latched status bits related to loss, open
circuit, etc.
LIU receive signal level indicator.
LIU impedance match and sensitivity
monitor.
1000h
1001h
LIU Maintenance Control Register (
LMCR
)
1002h
LIU Real Status Register (
LRSR
)
1003h
LIU Status Interrupt Mask Register (
LSIMR
)
1004h
LIU Latched Status Register (
LLSR
)
1005h
LIU Receive Signal Level Register (
LRSL
)
LIU Receive Impedance and Sensitivity
Monitor Register (
LRISMR
)
1006h
1007h
Note:
The addresses shown are for Framer 1. The address for Framer 2 can be calculated by adding 200 hex to the framer address.