- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385272 > DS1863 (Maxim Integrated Products, Inc.) Burst-Mode PON Controller With Integrated Monitoring PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1863 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | Burst-Mode PON Controller With Integrated Monitoring |
| 中文描述： | DS1863突發(fā)模式PON控制器，集成監(jiān)控器 |
| 文件頁(yè)數(shù)： | 22/258頁(yè) |
| 文件大?。?/td> | 1263K |
| 代理商： | DS1863 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)
DS26522 Dual T1/E1/J1 Transceiver
22 of 258
NAME
PIN
TYPE
FUNCTION
RCHBLK/
CLK1
J6
RCHBLK/
CLK2
M11
O
Receive Channel Block/Receive Channel Block Clock.
This pin can be
configured to output either RCHBLK or RCHCLK. RCHBLK is a user-
programmable output that can be forced high or low during any of the 24 T1 or 32
E1 channels. It is synchronous with RCLK when the receive-side elastic store is
disabled. It is synchronous with RSYSCLK when the receive-side elastic store is
enabled. This pin is useful for blocking clocks to a serial UART or LAPD controller
in applications where not all channels are used such as fractional service, 384kbps
service, 768kbps, or ISDN-PRI. Also useful for locating individual channels in drop-
and-insert applications, for external per-channel loopback, and for per-channel
conditioning.
RCHCLK.
RCHCLK is a 192kHz (T1) or 256kHz (E1) clock that pulses high during
the LSB of each channel. It is synchronous with RCLK when the receive-side
elastic store is disabled. It is synchronous with RSYSCLK when the receive-side
elastic store is enabled. It is useful for parallel-to-serial conversion of channel data.
Backplane Clock.
Programmable clock output that can be set to 2.048MHz,
4.096MHz, 8.192MHz, or 16.384MHz. The reference for this clock can be RCLK
from any of the LIU, 1.544MHz, or 2.048MHz frequency derived from MCLK or an
external reference clock. This allows for the IBO clock to reference from external
source or T1J1E1 recovered clock or the MCLK oscillator.
BPCLK1
K6
BPCLK2
M10
O
MICROPROCESSOR INTERFACE
A12
A8
A7
A6
A5
A4
A3
A2
A1
A0
E1
E2
F1
F2
G1
G2
H1
H2
J1
J2
I
Address [12], [8:0].
This bus selects a specific register in the DS26522 during
read/write access. A12 is the MSB and A0 is the LSB.
D[7]/
SPI_CPOL
K1
I
Data [7]/SPI Interface Clock Polarity
D[7]:
Bit 7 of the 16-bit or 8-bit data bus used to input data during register writes
and data outputs during register reads. Not driven when both
CSB1
and
CSB2
= 1.
SPI_CPOL:
This signal selects the clock polarity when SPI_SEL = 1. See Section
8.1.3
for detailed timing and functionality information. Default setting is low.
D[6]/
SPI_CPHA
K2
I
Data [6]/SPI Interface Clock Phase
D[6]:
Bit 6 of the 16-bit or 8-bit data bus used to input data during register writes,
and data outputs during register reads. Not driven when both
CSB1
and
CSB2
= 1.
SPI_CPHA:
This signal selects the clock phase when SPI_SEL = 1. See Section
8.1.3
for detailed timing and functionality information. Default setting is low.
D[5]/
SPI_SWAP
L1
I
Data [5]/SPI Bit Order Swap
D[5]:
Bit 5 of the 16-bit or 8-bit data bus used to input data during register writes,
and data outputs during register reads. Not driven when both
CSB1
and
CSB2
= 1.
SPI_SWAP:
This signal is active when SPI_SEL = 1. The address and data bit
order is swapped when SPI_SWAP is high. The R/W and B bit positions are never
changed in the control word.
0 = MSB is transmitted and received first.
1 = LSB is transmitted and received first.
Data [4].
Bit 4 of the 8-bit data bus used to input data during register writes, and
data outputs during register reads. Not driven when both
CSB1
and
CSB2
= 1.
Data [3].
Bit 3 of the 8-bit data bus used to input data during register writes, and
data outputs during register reads. Not driven when both
CSB1
and
CSB2
= 1.
D[4]
L2
I
D[3]
M1
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1881 | Dual NV Audio Taper Digital Potentiometer |
| DS1881E-045 | Dual NV Audio Taper Digital Potentiometer |
| DS1881E-045R | Dual NV Audio Taper Digital Potentiometer |
| DS1881E-045T | Dual NV Audio Taper Digital Potentiometer |
| DS1881Z-045 | Dual NV Audio Taper Digital Potentiometer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1863B+ | 制造商:Maxim Integrated Products 功能描述:PON CONTROLLER 16 LEAD BGA PB FREE - Trays |
| DS1863B+T&R | 制造商:Maxim Integrated Products 功能描述:PON CONTROLLER 16 LEAD BGA PB FREE - Tape and Reel |
| DS1863E+ | 功能描述:激光驅(qū)動(dòng)器 Burst-Mode PON Ctlr w/Integrated Mntr RoHS:否 制造商:Micrel 數(shù)據(jù)速率:4.25 Gbps 工作電源電壓:3 V to 3.6 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-16 封裝:Tube |
| DS1863E+R | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Burst-Mode PON Controller With Integrated Monitoring |
| DS1863E+T | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Burst-Mode PON Controller With Integrated Monitoring |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。