
DM9000A
Ethernet Controller with General Processor Interface
Preliminary datasheet
Version: DM9000A-DS-P03
Apr. 21, 2005
23
6.31 Memory Data Pre-Fetch Read Command without Address Increment Register (F0H)
Bit
Name
Default
Read data from RX SRAM. After the read of this command, the read pointer of
internal SRAM is unchanged. And the DM9000A starts to pre-fetch the SRAM data
to internal data buffers.
6.32 Memory Data Read Command without Address Increment Register (F1H)
Bit
Name
Default
Read data from RX SRAM. After the read of this command, the read pointer of
internal SRAM is unchanged
6.33 Memory Data Read Command with Address Increment Register (F2H)
Bit
Name
Default
Read data from RX SRAM. After the read of this command, the read pointer is
increased by 1or 2 depends on the operator mode (8-bit or16-bit respectively)
6.34 Memory Data Read_address Register (F4H~F5H)
Bit
Name
Default
7:0
MDRAH
PHS0,RW Memory Data Read_ address High Byte. It will be set to 0Ch, when IMR bit7 =1
7:0
MDRAL
PHS0,RW Memory Data Read_ address Low Byte
6.35 Memory Data Write Command without Address Increment Register (F6H)
Bit
Name
Default
Write data to TX SRAM. After the write of this command, the write pointer is
unchanged
6.36 Memory data write command with address increment Register (F8H)
Bit
Name
Default
Write Data to TX SRAM
After the write of this command, the write pointer is increased by 1 or 2, depends on
the operator mode. (8-bit or 16-bit respectively)
6.37 Memory data write_address Register (FAH~FBH)
Bit
Name
Default
7:0
MDRAH
PHS0,RW Memory Data Write_ address High Byte
7:0
MDRAL
PHS0,RW Memory Data Write_ address Low Byte
6.38 TX Packet Length Register (FCH~FDH)
Bit
Name
Default
7:0
TXPLH
X,R/W
TX Packet Length High byte
7:0
TXPLL
X,,R/W
TX Packet Length Low byte
Description
7:0
MRCMDX
X,RO
Description
7:0
MRCMDX1
X,RO
Description
7:0
MRCMD
X,RO
Description
Description
7:0
MWCMDX
X,WO
Description
7:0
MWCMD
X,WO
Description
Description