- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376802 > DM9000A (Electronic Theatre Controls, Inc.) Ethernet Controller with General Processor Interface PDF資料下載
參數(shù)資料
| 型號： | DM9000A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Ethernet Controller with General Processor Interface |
| 中文描述： | 以太網(wǎng)控制器與通用處理器接口 |
| 文件頁數(shù)： | 23/56頁 |
| 文件大?。?/td> | 1744K |
| 代理商： | DM9000A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
DM9000A
Ethernet Controller with General Processor Interface
Preliminary datasheet
Version: DM9000A-DS-P03
Apr. 21, 2005
23
6.31 Memory Data Pre-Fetch Read Command without Address Increment Register (F0H)
Bit
Name
Default
Read data from RX SRAM. After the read of this command, the read pointer of
internal SRAM is unchanged. And the DM9000A starts to pre-fetch the SRAM data
to internal data buffers.
6.32 Memory Data Read Command without Address Increment Register (F1H)
Bit
Name
Default
Read data from RX SRAM. After the read of this command, the read pointer of
internal SRAM is unchanged
6.33 Memory Data Read Command with Address Increment Register (F2H)
Bit
Name
Default
Read data from RX SRAM. After the read of this command, the read pointer is
increased by 1or 2 depends on the operator mode (8-bit or16-bit respectively)
6.34 Memory Data Read_address Register (F4H~F5H)
Bit
Name
Default
7:0
MDRAH
PHS0,RW Memory Data Read_ address High Byte. It will be set to 0Ch, when IMR bit7 =1
7:0
MDRAL
PHS0,RW Memory Data Read_ address Low Byte
6.35 Memory Data Write Command without Address Increment Register (F6H)
Bit
Name
Default
Write data to TX SRAM. After the write of this command, the write pointer is
unchanged
6.36 Memory data write command with address increment Register (F8H)
Bit
Name
Default
Write Data to TX SRAM
After the write of this command, the write pointer is increased by 1 or 2, depends on
the operator mode. (8-bit or 16-bit respectively)
6.37 Memory data write_address Register (FAH~FBH)
Bit
Name
Default
7:0
MDRAH
PHS0,RW Memory Data Write_ address High Byte
7:0
MDRAL
PHS0,RW Memory Data Write_ address Low Byte
6.38 TX Packet Length Register (FCH~FDH)
Bit
Name
Default
7:0
TXPLH
X,R/W
TX Packet Length High byte
7:0
TXPLL
X,,R/W
TX Packet Length Low byte
Description
7:0
MRCMDX
X,RO
Description
7:0
MRCMDX1
X,RO
Description
7:0
MRCMD
X,RO
Description
Description
7:0
MWCMDX
X,WO
Description
7:0
MWCMD
X,WO
Description
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9000AE | Ethernet Controller with General Processor Interface |
| DM9000AEP | Ethernet Controller with General Processor Interface |
| DM9000 | ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY |
| DM9000E | ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY |
| DM9006CJ | Gate Expander |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9000A_06 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Ethernet Controller with General Processor Interface |
| DM9000AE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ethernet Controller with General Processor Interface |
| DM9000AEP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:網(wǎng)絡接口電路 |
| DM9000B | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Ethernet Controller With General Processor Interface |
| DM9000B_12 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Ethernet Controller With General Processor Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。