- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376802 > DM9000A (Electronic Theatre Controls, Inc.) Ethernet Controller with General Processor Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | DM9000A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Ethernet Controller with General Processor Interface |
| 中文描述： | 以太網(wǎng)控制器與通用處理器接口 |
| 文件頁(yè)數(shù)： | 22/56頁(yè) |
| 文件大小： | 1744K |
| 代理商： | DM9000A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)
DM9000A
Ethernet Controller with General Processor Interface
Preliminary datasheet
Version: DM9000A-DS-P03
Apr. 21, 2005
22
6.28
Early Transmit Control/Status Register
( 30H )
Bit
Name
Default
Description
7
ETE
HPS0, RW
Early Transmit Enable
Enable bits[2:0]
Early Transmit Status II
Early Transmit Status I
Reserved
Early Transmit Threshold
Start transmit when data write to TX FIFO reach the byte-count threshold
Bit-1 bit-0 threshold
----- ---- -------------
0 0 : 12.5%
0 1 : 25%
1 0 : 50%
1 1 : 75%
6
5
ETS2
ETS1
HPS0,RO
HPS0,RO
000,RO
4~2
RESERVED
1~0
ETT
HPS0,RW
6.29
Check Sum Control Register
( 31H )
Bit
Name
7~3
RESERVED
2
UDPCSE
1
TCPCSE
0
IPCSE
6.30
Receive Check Sum Status Register
( 32H )
Bit
Name
Default
0,RO
HPS0,RW
HPS0,RW
HPS0,RW
Description
Reserved
UDP CheckSum Generation Enable
TCP CheckSum Generation Enable
IP CheckSum Generation Enable
Default
Description
7
UDPS
HPS0,RO
UDP CheckSum Status
1: checksum fail, if UDP packet
TCP CheckSum Status
1: checksum fail, if TCP packet
IP CheckSum Status
1: checksum fail, if IP packet
UDP Packet
TCP Packet
IP Packet
Receive CheckSum Checking Enable
When set, the checksum status (bit 7~2) will be stored in packet’s first byte(bit
7~2) of status header respectively.
Discard CheckSum Error Packet
When set, if IP/TCP/UDP checksum field is error, this packet will be discarded.
6
TCPS
HPS0,RO
5
IPS
HPS0,RO
4
3
2
UDPP
TCPP
IPP
HPS0,RO
HPS0,RO
HPS0,RO
1
RCSEN
HPS0,RW
0
DCSE
HPS0,RW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9000AE | Ethernet Controller with General Processor Interface |
| DM9000AEP | Ethernet Controller with General Processor Interface |
| DM9000 | ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY |
| DM9000E | ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY |
| DM9006CJ | Gate Expander |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9000A_06 | 制造商:DAVICOM 制造商全稱(chēng):DAVICOM 功能描述:Ethernet Controller with General Processor Interface |
| DM9000AE | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Ethernet Controller with General Processor Interface |
| DM9000AEP | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:網(wǎng)絡(luò)接口電路 |
| DM9000B | 制造商:DAVICOM 制造商全稱(chēng):DAVICOM 功能描述:Ethernet Controller With General Processor Interface |
| DM9000B_12 | 制造商:DAVICOM 制造商全稱(chēng):DAVICOM 功能描述:Ethernet Controller With General Processor Interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。