- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376554 > DA28F160S5-70 (INTEL CORP) 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor PDF資料下載
參數(shù)資料
| 型號： | DA28F160S5-70 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| 中文描述： | 2M X 8 FLASH 5V PROM, 70 ns, PDSO56 |
| 封裝： | 16 X 23.70 MM, SSOP-56 |
| 文件頁數(shù)： | 29/50頁 |
| 文件大?。?/td> | 1220K |
| 代理商： | DA28F160S5-70 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
E
28F160S5, 28F320S5
29
ADVANCE INFORMATION
Table 13. Write Protection Alternatives
Operation
Block
Lock-
Bit
WP#
Effect
Program and
0
V
IL
or V
IH
Block erase and programming enabled
Block Erase
1
V
IL
Block is locked. Block erase and programming disabled
V
IH
Block Lock-Bit override. Block erase and programming enabled
Full Chip Erase
0,1
V
IL
All unlocked blocks are erased
X
V
IH
Block Lock-Bit override. All blocks are erased
Set or Clear
X
V
IL
Set or clear block lock-bit disabled
Block Lock-Bit
V
IH
Set or clear block lock-bit
enabled
Table 14. Configuration Coding Definitions
Reserved
Pulse on
Write
Complete
Pulse on
Erase
Complete
bits 7
–2
bit 1
bit 0
DQ7
–DQ2 = Reserved
DQ1/DQ0 = STS Pin Configuration Codes
00 = default, level mode RY/BY#
(device ready) indication
01 = pulse on Erase complete
10 = pulse on Flash Program complete
11 = pulse on Erase or Program Complete
Configuration Codes 01b, 10b, and 11b are all pulse
mode such that the STS pin pulses low then high
when the operation indicated by the given
configuration is completed.
Configuration Command Sequences for STS pin
configuration (masking bits D7–D2 to 00h) are as
follows:
Default RY/BY# level mode
ER INT (Erase Interrupt):
Pulse-on-Erase Complete
PR INT (Program Interrupt):
Pulse-on-Flash-Program Complete
ER/PR INT (Erase or Program Interrupt): B8h, 03h
Pulse-on-Erase or Program Complete
B8h, 00h
B8h, 01h
B8h, 02h
DQ7–DQ2 are reserved for future use.
default (DQ1/DQ0 = 00) RY/BY#, level mode
-----used to control HOLD to a memory controller to
prevent accessing a flash memory subsystem while
any flash device's WSM is busy.
configuration 01
-----used to generate a system interrupt pulse when
any flash device in an array has completed a block
erase or sequence of queued block erases. Helpful
for reformatting blocks after file system free space
reclamation or ‘cleanup’
ER INT, pulse mode
(1)
configuration 10
-----used to generate a system interrupt pulse when
any flash device in an array has complete a
program operation. Provides highest performance
for servicing continuous buffer write operations.
PR INT, pulse mode
(1)
configuration
-----used to generate system interrupts to trigger
servicing of flash arrays when either erase or flash
program operations are completed when a common
interrupt service routine is desired.
ER/PR INT, pulse mode
(1)
NOTE:
1.
When the device is configured in one of the pulse modes, the STS pin pulses low with a typical pulse width of 250 ns.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DA30 | DIAC (BIDIRECTIONAL DIODE THYRISTOR)|36V V(BO) MAX|100A I(S)|DO-204AL |
| DA60 | DIAC (BIDIRECTIONAL DIODE THYRISTOR)|70V V(BO) MAX|100A I(S)|DO-204AL |
| DA3N | COMMON ANODE DIODE ARRAY|SIP |
| DA4N | COMMON ANODE DIODE ARRAY|SIP |
| DA4P | COMMON CATHODE DIODE ARRAY|SIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DA28F320J5-120 | 制造商:Intel 功能描述: 制造商:Intel 功能描述:NOR Flash, 2M x 16, 56 Pin, Plastic, SOP |
| DA28F320J5A120 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DA28F320J5A-120 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:5 Volt Intel StrataFlash? Memory |
| DA28F320S5-110 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| DA28F320S5-90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。