- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369679 > CYNSE70256 Network Processing PDF資料下載
參數(shù)資料
| 型號： | CYNSE70256 |
| 英文描述： | Network Processing |
| 中文描述： | 網(wǎng)絡(luò)處理 |
| 文件頁數(shù)： | 11/126頁 |
| 文件大?。?/td> | 3302K |
| 代理商： | CYNSE70256 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
CYNSE70032
Document #: 38-02042 Rev. *E
Page 11 of 126
4.4
Pipeline latency is added to give enough time to a cascaded system’s arbitration logic to determine the device that will drive the
index of the matching entry on the SRAM bus. Pipeline logic adds latency to both the SRAM access cycles and the SSF and SSV
signals in order to align them to the host ASIC that receives the associated data.
Pipeline and SRAM Control
4.5
Bit[0] in each of the 68-bit entries has a special purpose for the Learn command (0 = empty, 1 = full). When all the data entries
have bit[0] set to 1, the database asserts the FULL flag, indicating that all the search engines in the depth-cascaded array are full.
Full Logic
5.0
Signal Descriptions
Table 5-1
lists and describes all CYNSE70032 signals.
Table 5-1. CYNSE70032 Signal Description
Parameter
Clocks and Reset
CLK2X
Type
[1]
Description
I
Master Clock
. CYNSE70032 samples all the data and control pins on the positive edge
of CLK2X. All signals are driven out of the device on the rising edge of CLK2X (when
PHS_L is low).
Phase
. This signal runs at half the frequency of CLK2X and generates an internal clock
from CLK2X. See Section 6.0, “Clocks” on page 13.
Reset
. Driving RST_L low initializes the device to a known state.
PHS_L
I
RST_L
I
Command and DQ Bus
CMD[8:0]
I
Command Bus
. [1:0] specifies the command and [8:2] contains the command param-
eters. The descriptions of individual commands explains the details of the parameters.
The encoding of commands based on the [1:0] field are:
00: PIO Read
01: PIO Write
10: Search
11: Learn.
Command Valid
. This signal qualifies the command bus:
0: No command
1: Command.
Address/Data Bus
. This signal carries the Read and Write address and data during
register, data, and mask array operations. It carries the compare data during Search
operations. It also carries the SRAM address during SRAM PIO accesses.
Read Acknowledge
. This signal indicates that valid data is available on the DQ bus
during register, data, and mask array Read operations, or that the data is available on the
SRAM data bus during SRAM Read operations.
End of Transfer
. This signal indicates the end of burst transfer to the data or mask array
during Read or Write burst operations.
Search Successful Flag
. When asserted, this signal indicates that the device is the
global winner in a Search operation.
Search Successful Flag Valid
. When asserted, this signal qualifies the SSF signal.
CMDV
I
DQ[67:0]
I/O
ACK
[2]
T
EOT
[2]
T
SSF
T
SSV
T
SRAM Interface
SADR[21:0]
T
SRAM Address
. This bus contains address lines to access off-chip SRAMs that contain
associative data. See
Table 15-1
for the details of the generated SRAM address. In a
database of multiple CYNSE70032 devices, each corresponding bit of the SRAM address
from all cascaded devices must be connected.
SRAM Chip Enable
. This is the chip-enable control for external SRAMs. In a database
of multiple CYNSE70032 devices, CE_L of all cascaded devices must be connected. This
signal is then driven by only one of the devices.
SRAM Write Enable
. This is the write-enable control for external SRAMs. In a database
of multiple CYNSE70032 devices, WE_L of all cascaded devices must be connected
together. This signal is then driven by only one of the devices.
CE_L
T
WE_L
T
Notes:
1.
2.
I = Input only, I/O = Input or Output, O = Output only, T = three-state output.
ACK and EOT require a weak external pull-down such as 47K
or 100K
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CZET101 | Clock Driver |
| CZEU101 | Quad Peripheral Driver |
| CZEZ101 | Triple Peripheral Driver |
| CZSP103 | Voltage Reference |
| CZT122 | TRANSISTOR | BJT | DARLINGTON | NPN | 100V V(BR)CEO | 5A I(C) | SOT-223 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYNSE70256-66BGC | 制造商:Cypress Semiconductor 功能描述: |
| CYNSE70256-66BHC | 制造商:Cypress Semiconductor 功能描述:COMMUNICATIONS, NETWORK SEARCH ENGINE - Trays |
| CYONS10017-LBXC | 制造商:Cypress Semiconductor 功能描述: |
| CYONS1001G-LBXC | 制造商:Cypress Semiconductor 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| CYONS1001L | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:OvationONS⑩ 1L - Laser Navigation Sensor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。