- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378513 > CY7C9689-AC (CYPRESS SEMICONDUCTOR CORP) TAXI Compatible HOTLink Transceiver PDF資料下載
參數(shù)資料
| 型號： | CY7C9689-AC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | TAXI Compatible HOTLink Transceiver |
| 中文描述： | 1 CHANNEL(S), 200M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, TQFP-100 |
| 文件頁數(shù)： | 37/48頁 |
| 文件大?。?/td> | 1009K |
| 代理商： | CY7C9689-AC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
CY7C9689
37
BIST Operation and Reporting
The CY7C9689DX HOTLink Transceiver incorporates the
same Built-In Self-Test (BIST) capability. This link diagnostic
uses a Linear Feedback Shift Register (LFSR) to generate a
511-character repeating sequence that is compared, charac-
ter-for-character, at the receiver.
BIST mode is intended to check the entire high-speed serial
link at full link-speed, without the use of specialized and expen-
sive test equipment. The complete sequence of characters
used in BIST are documented in
Table 4
.
BIST Enable Inputs
There are separate BIST enable inputs for the transmit and
receive paths of the CY7C9689. These inputs are both active
LOW; i.e., BIST is enabled in its respective section of the de-
vice when the BIST enable input is determined to be at a logic-
0 level. Both BIST enable inputs are asynchronous; i.e., they
are synchronized inside the CY7C9689 to the internal state
machines.
BIST Transmit Path
The transmit path operation with BIST is controlled by the
TXBISTEN input and overrides most other inputs (see
Figure
5
). When the Transmit FIFO is enabled (not bypassed) and
TXBISTEN is recognized internally, all reads from the Transmit
FIFO are suspended and the BIST generator is enabled to
sequence out the 511 character repeating BIST sequence. If
the recognition occurs in the middle of a data field, the follow-
ing data is not transmitted at that time, but remains in the
Transmit FIFO. Once the TXBISTEN signal is removed, the
data in the Transmit FIFO is again available for transmission.
To ensure proper data handling at the destination, the transmit
host controller should either use TXHALT to prevent transmis-
sion of data at specific boundaries, or allow the Transmit FIFO
to completely empty before enabling BIST.
With transmit BIST enabled, the Transmit FIFO remains avail-
able for loading of data. It may be written up to its normal max-
imum limit while the BIST operation takes place. To allow re-
moval of stale data from the Transmit FIFO, it may also be reset
during a BIST operation. The reset operation proceeds as doc-
umented, with the exception of the information presented on
the TXEMPTY FIFO status flag. Since this flag is used to
present BIST loop status, it continues to reflect the state of the
transmit BIST loop status until TXBISTEN is no longer recog-
nized internally. The completion of the reset operation may still
be monitored through the TXFULL FIFO status flag.
The TXEMPTY flag, when used for transmit BIST progress
indication, continues to reflect the active HIGH or active LOW
settings determined by the UTOPIA or Cascade timing model
selected by EXTFIFO; i.e., when configured for the Cascade
timing model, the TXEMPTY and TXFULL FIFO flags are ac-
tive HIGH, when configured for the UTOPIA timing model the
TXEMPTY and TXFULL FIFO flags are active LOW. The illus-
tration in
Figure 5
uses the UTOPIA conventions.
RXBISTEN
RXCLK
TXBISTEN
TXEMPTY
TXCLK
TXFULL
REFCLK
TXEN
RXEMPTY
RXHALF
RXFULL
RXEN
RXDATA[9:0]
RXSC/
D
RXCMD[1:0]
VLTN
CE
TXDATA[9:0]
TXSC/
D
TXCMD[1:0]
TXHALF
Enable TX BIST
Start of TX BIST
BIST
LOOP
Don
’
t Care
LOW to enable FIFO Flags
Ignore these outputs
LOW to enable VLTN reads
Forced to indicate EMPTY by BIST
Enable RX BIST
Start of RX
BIST Wait
Start of RX
BIST match
BIST
LOOP
OUTA
±
OUTB
±
INA
±
INB
±
A/
B
HIGH to select A
C
ERROR
Figure 5. Built-In Self-Test Illustration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C9689-AI | TAXI Compatible HOTLink Transceiver |
| CY8C21323 | PSoC Mixed-Signal Array(PSoC混合信號陣列) |
| CY8C21123 | PSoC Mixed-Signal Array(PSoC混合信號陣列) |
| CY8C21223 | PSoC Mixed-Signal Array(PSoC混合信號陣列) |
| CY8C21634-24AX | PSoC Mixed-Signal Array |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C9915JXC-5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C9915JXI-1 | 功能描述:IC CLK BUFF SKEW 8OUT 32PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:RoboClock™ 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| CY7C9915JXI-1T | 功能描述:IC CLK BUFF SKEW 8OUT 32PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:RoboClock™ 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| CY7C9915JXI-5 | 制造商:Cypress Semiconductor 功能描述: |
| CY7CD68321C-56LFXC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。