參數(shù)資料
型號： CY7C9689-AI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 微控制器/微處理器
英文描述： TAXI Compatible HOTLink Transceiver
中文描述： 1 CHANNEL(S), 200M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝： PLASTIC, TQFP-100
文件頁數(shù)： 1/48頁
文件大?。?/td> 1009K
代理商： CY7C9689-AI
TAXI Compatible HOTLink Transceiver
CY7C9689
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
June 14, 2000
Features
Second-generation HOTLink technology
AMD AM7968/7969 TAXIchip compatible
8-bit 4B/5B or 10-bit 5B/6B NRZI encoded data transport
10-bit or 12-bit NRZI pre-encoded (bypass) data
transport
Synchronous TTL parallel interface
Embedded/Bypassable 256 character Transmit and
Receive FIFOs
50-to-200 MBaud serial signaling rate
Internal PLLs with no external PLL components
Dual differential PECL-compatible serial inputs and
outputs
Compatible with fiber-optic modules and copper cables
Built-In Self-Test (BIST) for link testing
Link Quality Indicator
Single +5.0V ±10%supply
100-pin TQFP
Functional Description
The CY7C9689 HOTLink Transceiver is a point-to-point com-
munications building block allowing the transfer of data over
high-speed serial links (optical fiber, balanced, and unbal-
anced copper transmission lines) at speeds ranging between
50 and 200 MBaud. The transmit section accepts parallel data
of selectable widths and converts it to serial data, while the
receiver section accepts serial data and converts it to parallel
data of selectable widths.
Figure 1
illustrates typical connec-
tions between two independent host systems and correspond-
ing CY7C9689 parts. The CY7C9689 provides enhanced
technology, increased functionality, a higher level of integra-
tion, higher data rates, and lower power dissipation over the
AMD AM7968/7969 TAXIchip products.
The transmit section of the CY7C9689 HOTLink can be con-
figured to accept either 8- or 10-bit data characters on each
clock cycle, and stores the parallel data into an internal syn-
chronous Transmit FIFO. Data is read from the Transmit FIFO
and is encoded using embedded 4B/5B or 5B/6B encoders to
improve its serial transmission characteristics. These encoded
characters are then serialized, converted to NRZI, and output
from two PECL-compatible differential transmission line driv-
ers at a bit-rate of either 10 or 20 times the input reference
clock in 8-bit (or 10-bit bypass) mode, or 12 or 24 times the
reference clock in 10-bit (or 12-bit bypass) mode.
The receive section of the CY7C9689 HOTLink accepts a se-
rial bit-stream from one of two PECL compatible differential
line receivers and, using a completely integrated PLL Clock
Synchronizer, recovers the timing information necessary for
data reconstruction. The recovered bit stream is converted
from NRZI to NRZ, deserialized, framed into characters, 4B/5B
or 5B/6B decoded, and checked for transmission errors. The
recovered 8- or 10-bit decoded characters are then written to
an internal Receive FIFO, and presented to the destination
host system.
The integrated 4B/5B and 5B/6B encoder/decoder may be by-
passed (disabled) for systems that present externally encoded
or scrambled data at the parallel interface. With the encoder
bypassed, the pre-encoded parallel data stream is converted
to and from a serial NRZI stream. The embedded FIFOs may
also be bypassed (disabled) to create a reference-locked seri-
al transmission link. For those systems requiring even greater
FIFO storage capability, external FIFOs may be directly cou-
pled to the CY7C9689 through the parallel interface without
the need for additional glue-logic.
The TTL parallel I/O interface may be configured as either a
FIFO (configurable for depth expansion through external
FIFOs) or as a pipeline register extender. The FIFO configura-
tions are optimized for transport of time-independent (asyn-
chronous) 8- or 10-bit character-oriented data across a link. A
Built-In Self-Test (BIST) pattern generator and checker allows
for testing of the high-speed serial data paths in both the trans-
mit and receive sections, and across the interconnecting links.
HOTLink devices are ideal for a variety of applications where
parallel interfaces can be replaced with high-speed, point-to-
point serial links. Some applications include interconnecting
workstations, backplanes, servers, mass storage, and video
transmission equipment.
Figure 1. HOTLink System Connections
D
F
R
F
T
F
S
CY7C9689
Receive
Data
Transmit
Data
S
Control
Status
D
F
4
D
R
F
T
F
4
E
S
CY7C9689
Receive
Data
Transmit
Data
S
Control
Status
Serial Link
Serial Link
4
E
4
D
相關(guān)PDF資料
PDF描述
CY8C21323 PSoC Mixed-Signal Array(PSoC混合信號陣列)
CY8C21123 PSoC Mixed-Signal Array(PSoC混合信號陣列)
CY8C21223 PSoC Mixed-Signal Array(PSoC混合信號陣列)
CY8C21634-24AX PSoC Mixed-Signal Array
CY8C21534 PSoC Mixed-Signal Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C9915JXC-5 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C9915JXI-1 功能描述:IC CLK BUFF SKEW 8OUT 32PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:RoboClock™ 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
CY7C9915JXI-1T 功能描述:IC CLK BUFF SKEW 8OUT 32PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:RoboClock™ 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
CY7C9915JXI-5 制造商:Cypress Semiconductor 功能描述:
CY7CD68321C-56LFXC 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*