參數(shù)資料
型號(hào)： CY7C9689-AI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 微控制器/微處理器
英文描述： TAXI Compatible HOTLink Transceiver
中文描述： 1 CHANNEL(S), 200M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝： PLASTIC, TQFP-100
文件頁(yè)數(shù)： 8/48頁(yè)
文件大?。?/td> 1009K
代理商： CY7C9689-AI
CY7C9689
8
6
VLTN
Three-state TTL out-
put, changes following
RXCLK
|
Internal Pull-Down
Code Rule Violation Detected.
VLTN is asserted in response to detection of a 4B/5B or 5B/6B character that
does not meet the coding rules of these characters. When VLTN is asserted,
the values on the output DATA and COMMAND buses remain unchanged. VLTN
remains asserted for one RXCLK period.
VLTN is used to report character mismatches when RXBISTEN is driven LOW.
VLTN is driven LOW when the decoder is bypassed (ENCBYP is LOW).
RXEN is a three-state control for VLTN.
Receive FIFO Reset. Active LOW.
When the Receive FIFO is enabled (FIFOBYP is HIGH), RXEN is deasserted,
CE is asserted (LOW), and RXRST is sampled while asserted (LOW) by RXCLK
for seven cycles, the Receive FIFO begins its internal reset process.
Once the reset operation is started, the RXEMPTY flag is asserted and the
interface counters and address pointer are zeroed. The reset operation pro-
ceeds to clear out the internal write pointers and counters. The RXEMPTY
output remains asserted through the reset operation and remains asserted until
new data is written to the Receive FIFO. While RXRST remains asserted, the
Receive FIFO remains in reset and cannot accept received characters.
When the Receive FIFO is bypassed (FIFOBYP is LOW), RXRST is ignored.
Receiver Discard Policy Mode Select.
00b
—
allows all characters to be written into the Receive FIFO or output to
the Receive data bus
01b
—
discards all JK or LM sync characters except the
“
last
”
one of a string
of sync characters. Single sync characters in a data stream are included in
the data written into the Receive FIFO.
1Xb
—
discards all JK or LM sync characters. The data stream written into
the Receive FIFO does not include sync characters.
Receiver BIST Enable. Active LOW.
When LOW, the receiver is configured to perform a character-for-character
match of the incoming data stream with a 511-character BIST sequence. The
result of character mismatches are indicated on the VLTN pin. Completion of
each 511-character BIST loop is accompanied by an assertion pulse on the
RXFULL flag.
The state of ENCBYP, FIFOBYP and BYTE8/10 have no effect on BIST
operation.
Reframe Enable.
Used to control when the framer is allowed to adjust the character boundaries
based on detection of one or more framing characters in the data stream.
When framing is enabled (RFEN is HIGH) the receive framer realigns the serial
stream to the incoming 10-bit JK sync character (if BYTE8/10 is HIGH) or the
12-bit LM sync character (if BYTE8/10 is LOW). Framing is disabled when RFEN
is LOW. The deassertion of RFEN freezes the character boundary relationship
between the serial stream and character clock. RFEN is an asynchronous input,
sampled by the internal Receive PLL character clock.
67
RXRST
TTL input, sampled on
RXCLK
|
Internal Pull-Up
24, 25 RXMODE[1:0] Static control input
TTL levels
Normally wired HIGH
or LOW
77
RXBISTEN
TTL input,
asynchronous
Internal Pull-Up
73
RFEN
TTL input,
asynchronous
Internal Pull-Up
Pin Descriptions
(continued)
Pin
Name
I/O Characteristics
Signal Description
相關(guān)PDF資料
PDF描述
CY8C21323 PSoC Mixed-Signal Array(PSoC混合信號(hào)陣列)
CY8C21123 PSoC Mixed-Signal Array(PSoC混合信號(hào)陣列)
CY8C21223 PSoC Mixed-Signal Array(PSoC混合信號(hào)陣列)
CY8C21634-24AX PSoC Mixed-Signal Array
CY8C21534 PSoC Mixed-Signal Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C9915JXC-5 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C9915JXI-1 功能描述:IC CLK BUFF SKEW 8OUT 32PLCC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:RoboClock™ 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
CY7C9915JXI-1T 功能描述:IC CLK BUFF SKEW 8OUT 32PLCC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:RoboClock™ 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
CY7C9915JXI-5 制造商:Cypress Semiconductor 功能描述:
CY7CD68321C-56LFXC 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*