- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378513 > CY7C9689-AI (CYPRESS SEMICONDUCTOR CORP) TAXI Compatible HOTLink Transceiver PDF資料下載
參數(shù)資料
| 型號： | CY7C9689-AI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | TAXI Compatible HOTLink Transceiver |
| 中文描述： | 1 CHANNEL(S), 200M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, TQFP-100 |
| 文件頁數(shù)： | 20/48頁 |
| 文件大?。?/td> | 1009K |
| 代理商： | CY7C9689-AI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
CY7C9689
20
Policy 2 is identical to policy 1 except that all C5.0 characters
are removed from the data stream.
When the FIFOs are bypassed (FIFOBYP LOW), no charac-
ters are actually discarded, but the receiver discard policy can
be used to control external filtering of the data. The RXEMPTY
FIFO flag is used to indicate if the character on the output bus
is valid or not. In discard policy 0, the RXEMPTY flag is always
deasserted to indicate that valid data is always present. In dis-
card policy 1, the RXEMPTY flag indicates an empty condition
for all but the last JK or LM character before any other charac-
ter is presented. In discard policy 2, the RXEMPTY flag indi-
cates an empty condition for all JK or LM SYNC characters.
When any other character is present, this flag indicates that
valid or
“
interesting
”
Data or Special Characters are present.
Receive FIFO
The Receive FIFO is used to buffer data captured from the
selected serial stream for later processing by the host system.
This FIFO is sized to hold 256 14-bit characters. When the
FIFO is enabled, it is written to by the Receive Control State
Machine. When data is present in the Receive FIFO (as indi-
cated by the RXFULL, RXHALF, and RXEMPTY Receive FIFO
status flags), it can be read from the Output Register by as-
serting CE and RXEN.
The read port on the Receive FIFO may be configured for the
same two timing models as the transmit interface: UTOPIA and
Cascade. Both are forms of a FIFO interface. The UTOPIA
timing model has active LOW RXEMPTY and RXFULL status
flags, and an active LOW RXEN enable. When configured for
Cascade operation, these same signals are all active HIGH.
Either timing model supports connection to various host bus
interfaces, state machines, or external FIFOs for depth expan-
sion (see
Figure 4
).
The Receive FIFO presents Full, Half-Full, and Empty FIFO
status flags. These flags are provided synchronous to RXCLK
to allow operation with a Moore-type external controlling state
machine. When configured with the Receive FIFO enabled,
RXCLK is an input. When the Receive FIFO is bypassed
(FIFOBYP is LOW), RXCLK is an output operating at the re-
ceived character rate.
Receive Input Register
The input register is clocked by the rising edge of RXCLK. It
samples numerous signals that control the reading of the Re-
ceive FIFO and operation of the Receive Control State Ma-
chine.
Receive Output Register
The Receive Output Register changes in response to the ris-
ing edge of RXCLK. The Receive FIFO status flag outputs of
this register are placed in a High-Z state when the CY7C9689
is not addressed (CE is sampled HIGH). The RXDATA bus
output drivers are enabled when the device is selected by
RXEN being asserted in the RXCLK cycle immediately follow-
ing that in which the device was addressed (CE is sampled
LOW), and RXEN being sampled by RXCLK. This initiates a
Receive FIFO read cycle.
Just as with the TXDATA bus on the Transmit Input Register,
the receive outputs are also mapped by the specific decoding,
parity, and bus-width selected by the ENCBYP BYTE8/10 and
FIFOBYP inputs. These assignments are shown in
Table 6
.
If the Receive FIFO and Decoder are bypassed, all received
characters are passed directly to the Receive Output Register.
If framing is enabled, and JK or LM sync characters have been
detected meeting the present framing requirements, the out-
put characters will appear on proper character boundaries. If
framing is disabled (RFEN is LOW) or sync characters have
not been detected in the data stream, the received characters
may not be output on their proper 10-bit boundaries. In this
mode, some form of external framing and decoding/descram-
bling must be used to recover the original source data.
Figure 4. External FIFO Depth Expansion of the CY7C9689
Receive Data Path
EF*
REN*
D
RXCLK
EF*
REN*
D
RCLK
FF*
WEN*
Q
WCLK
RXEN
RXEMPTY
RXDATA
RXSC/
D
RXCLK
CY7C42x5 FIFO
CY7C9689
EXTFIFO
“
1
”
相關PDF資料 |
PDF描述 |
|---|---|
| CY8C21323 | PSoC Mixed-Signal Array(PSoC混合信號陣列) |
| CY8C21123 | PSoC Mixed-Signal Array(PSoC混合信號陣列) |
| CY8C21223 | PSoC Mixed-Signal Array(PSoC混合信號陣列) |
| CY8C21634-24AX | PSoC Mixed-Signal Array |
| CY8C21534 | PSoC Mixed-Signal Array |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C9915JXC-5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C9915JXI-1 | 功能描述:IC CLK BUFF SKEW 8OUT 32PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:RoboClock™ 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| CY7C9915JXI-1T | 功能描述:IC CLK BUFF SKEW 8OUT 32PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:RoboClock™ 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| CY7C9915JXI-5 | 制造商:Cypress Semiconductor 功能描述: |
| CY7CD68321C-56LFXC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。