參數(shù)資料
型號(hào): CY7C924ADX
廠商: Cypress Semiconductor Corp.
英文描述: 200 MBaud HOTLink Transceiver(200MBaud HOTLink收發(fā)器)
中文描述: 200 MBd的的HOTLink收發(fā)器(200MBaud的HOTLink收發(fā)器)
文件頁(yè)數(shù): 19/58頁(yè)
文件大?。?/td> 969K
代理商: CY7C924ADX
CY7C924ADX
Document #: 38-02008 Rev. *E
Page 19 of 58
External Control of Data Flow
The Transmit Control State Machine supports three different
types of external control:.
TXSTOP*
TXHALT*
TXINT
These control signal inputs are only interpreted when the
Transmit FIFO is enabled. They affect the transmission of data
by bringing external signals to the state machine without
sending the signals through the Transmit FIFO.
TXSTOP* stops transmission of the next packet or cell of data
in the Transmit FIFO. When asserted (LOW) the Transmit
Control State Machine continues to read and process
characters in the Transmit FIFO until a location is read with the
TXSOC bit set. Once a TXSOC is detected, the state machine
sends out C5.0 fill characters until TXSTOP* is deasserted
(HIGH) for one or more character times. When TXSTOP* is
sampled deasserted it allows the next character with TXSOC
set to be read from the Transmit FIFO and passed to the
Encoder.
When TXSTOP* controls the flow of data, it is asserted (LOW)
most of the time. To allow a cell or frame to pass, it only needs
to be deasserted (HIGH) for one TXCLK cycle (assuming the
transmit controller is at a cell boundary). Once the first
character of the cell is transmitted the remainder of that cell is
also processed. This allows the host system to control the
transmission of data across the interface on a cell-by-cell or
packet-by-packet basis.
TXHALT* (TXDATA[9]) is an immediate form of TXSTOP*.
Instead of continuing to transmit data until a TXSOC is found,
asserting TXHALT* stops character processing at the next
FIFO character location. No additional data is read from the
Transmit FIFO until TXHALT* is deasserted (HIGH).
Note
. If the Encoder is bypassed, TXDATA[9] is a data input
and not TXHALT*. Since in this mode the interface does not
interpret the TXSOC bit, the TXSTOP* signal assumes the
same functionality as TXHALT*.
TXINT is used to send one of two interrupt characters from the
local transmitter to a remote receiver. While it also bypasses
the Transmit FIFO, it does not directly stop data transmission.
The Transmit Control State Machine responds to transitions on
the TXINT input. When TXINT transitions from 0
1, a C0.0
Table 5. Speed Select and Range Select Settings, all modes
FIFOBYP*
BYTE8/10*
ENCBYP*
SPDSEL
RANGESEL
REFCLK
Frequency
(MHz)
10-20
20-40
10-20
20-40
10-20
20-40
10-20
20-40
8.33-16.67
16.67 -33.33
8.33-16.67
16.67 -33.33
10-20
20-40
10-20
20-40
10-20
20-40
10-20
20-40
8.33-16.67
16.67 -33.33
8.33-16.67
16.67 -33.33
Serial Data Rate
(MBd)
Multiplier
Factor
HIGH
HIGH
X
LOW
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
HIGH
50-100
50-100
100-200
100-200
50-100
50-100
100-200
100-200
50-100
50-100
100-200
100-200
50-100
100-200
100-200
100-200
50-100
100-200
100-200
100-200
50-100
100-200
100-200
100-200
x5
x2.5
x10
x5
x5
x2.5
x10
x5
x6
x3
x12
x6
x5
x5
x10
x5
x5
x5
x10
x5
x6
x6
x12
x6
HIGH
LOW
HIGH
LOW
HIGH
LOW
LOW
HIGH
LOW
HIGH
X
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
LOW
HIGH
相關(guān)PDF資料
PDF描述
CY7C924DX 200-MBaud HOTLink Transceiver(200H波特?zé)峤硬迨瞻l(fā)器)
CY7C954DX ATM HOTLink Transceiver(ATM 熱接插收發(fā)器)
CY7C964A Bus Interface Logic Circuit
CY7C964A-UM Bus Interface Logic Circuit
CY7C964A-UMB Bus Interface Logic Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C924ADX-AC 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
CY7C924ADX-ADI 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
CY7C924ADX-AI 制造商:Cypress Semiconductor 功能描述:Framer 5V 100-Pin TQFP
CY7C924ADX-AXC 功能描述:網(wǎng)絡(luò)控制器與處理器 IC HOTLink DX COM RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
CY7C924ADX-AXCKJ 制造商:Cypress Semiconductor 功能描述: