參數(shù)資料
型號: CY7C43684
廠商: Cypress Semiconductor Corp.
英文描述: 16K x36 x2 Bidirectional Synchronous FIFO w/ Bus Matching(16K x36 x2 雙向同步先進先出帶總線匹配)
中文描述: 16K的x36 x2雙向同步FIFO瓦特/總線匹配(16K的x36 x2雙向同步先進先出帶總線匹配)
文件頁數(shù): 20/37頁
文件大?。?/td> 581K
代理商: CY7C43684
CY7C43624
CY7C43634/CY7C43644
CY7C43664/CY7C43684
20
PRELIMINARY
Notes:
31. t
is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition HIGH in the next CLKA cycle. If the time between the
rising CLKB edge and rising CLKA edge is less than t
SKEW1
, then IRA may transition HIGH one CLKA cycle later than shown.
Switching Waveforms
(continued)
t
CLKH
t
CLKL
t
ENS
t
ENH
t
A
LOW
HIGH
HIGH
FIFO1 Full
LOW
HIGH
t
ENS
t
ENH
t
WFF
t
WFF
t
CLKH
t
CLKL
t
CLK
t
CLK
t
SKEW1[31]
t
DH
t
DS
t
ENH
t
ENS
Previous Word in FIFO1 Output Register
Next Word From FIFO1
To FIFO1
CLKB
CSB
W/RB
MBB
ENB
EFB/ORB
B
0
35
CLKA
FFA/IRA
CSA
W/RA
MBA
ENA
A
0
35
IRA Flag Timing and First Available Write when FIFO1 is Full (FWFT Mode)
[28]
相關(guān)PDF資料
PDF描述
CY7C43636 512 x36/x18x2 Tri Bus FIFO(512 x36/x18x2 三路總線 先進先出)
CY7C43626 256 x36/x18x2 Tri Bus FIFO(256 x36/x18x2 三路總線先進先出)
CY7C43646 1K x36/x18x2 Tri Bus FIFO(1K x36/x18x2 三路總線 先進先出)
CY7C43666 4K x36/x18x2 Tri Bus FIFO(4K x36/x18x2 三路總線先進先出)
CY7C43686 16K x36/x18x2 Tri Bus FIFO(16K x36/x18x2 三路總線先進先出)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C43684-10AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43684AV-10AC 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Bi-Dir 16K x 36 x 2 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V BIDIR SYNC FIFO W/ BUS MATCHING 16KX32X2 - Bulk
CY7C43686-15AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43686AV-7AC 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Triple Depth/Width Tri-Bus 16K x 36/16K x 18 x 2 128-Pin TQFP
CY7C439-40DMB 制造商:Cypress Semiconductor 功能描述: