- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380212 > CY7C342B-20JI (CYPRESS SEMICONDUCTOR CORP) 128-Macrocell MAX EPLDs PDF資料下載
參數(shù)資料
| 型號： | CY7C342B-20JI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | 128-Macrocell MAX EPLDs |
| 中文描述： | OT PLD, 33 ns, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 5/14頁 |
| 文件大?。?/td> | 350K |
| 代理商： | CY7C342B-20JI |
CY7C342B
USE ULTRA37000
TM
FOR
ALL NEW DESIGNS
Document #: 38-03014 Rev. *B
Page 5 of 14
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature ................................ –65
°
C to +135
°
C
Ambient Temperature with
Power Applied............................................ –65
°
C to +135
°
C
Maximum Junction Temperature
(under bias)..................................................................150
°
C
Supply Voltage to Ground Potential............–2.0V to +7.0V
[1]
DC Output Current per Pin
[1]
................... –25 mA to +25 mA
DC Input Voltage
[1]
.........................................–2.0V to +7.0V
Operating Range
Range
Ambient Temperature
0
°
C to +70
°
C
–40
°
C to +85
°
C
V
CC
Commercial
Industrial
5V
±
5%
5V
±
10%
Electrical Characteristics
Over the Operating Range
Parameter
V
CC
V
OH
V
OL
V
IH
V
IL
I
IX
I
OZ
t
R
t
F
Description
Test Conditions
Min.
Max.
5.25(5.5)
Unit
V
V
V
V
V
μ
A
μ
A
ns
ns
Supply Voltage
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input Current
Output Leakage Current
Recommended Input Rise Time
Recommended Input Fall Time
Maximum V
CC
rise time is 10 ms
I
OH
= –4 mA DC
[2]
I
OL
= 8 mA DC
[2]
4.75(4.5)
2.4
0.45
2.0
–0.3
–10
–40
V
CC
+ 0.3
0.8
+10
+40
100
100
V
I
= V
CC
or ground
V
O
= V
CC
or ground
Capacitance
Parameter
Description
Test Conditions
Max.
Unit
C
IN
Input Capacitance
V
IN
= 0V, f = 1.0 MHz
10
pF
C
OUT
Output Capacitance
V
OUT
= 0V, f = 1.0 MHz
20
pF
AC Test Loads and Waveforms
Notes:
1. Minimum DC input is –0.3V. During transactions, input may undershoot to –2.0V or overshoot to 7.0V for input currents less then 100 mA and periods shorter
than 20 ns.
2. The I
OH
parameter refers to high-level TTL output current; the I
OL
parameter refers to low-level TTL output current.
3.0V
5V
OUTPUT
R1 464
R2
250
50 pF
INCLUDING
JIG AND
SCOPE
GND
90%
10%
90%
10%
≤
6 ns
≤
6 ns
5V
OUTPUT
R1 464
R2
250
5 pF
INCLUDING
JIG AND
SCOPE
(a)
(b)
OUTPUT
1.75V
Equivalent to:
THé VENIN EQUIVALENT (commercial/military)
163
ALL INPUT PULSES
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C342B-25HC | 128-Macrocell MAX EPLDs |
| CY7C342B-25HI | 128-Macrocell MAX EPLDs |
| CY7C342B-25JC | 128-Macrocell MAX EPLDs |
| CY7C342B-25JI | 128-Macrocell MAX EPLDs |
| CY7C342B-25RC | 128-Macrocell MAX EPLDs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C342B-25HC | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 50MHz 0.65um Technology 5V 68-Pin Windowed LCC |
| CY7C342B-25HMB | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 128 Macro Cells 33.3MHz 0.8um (CMOS) Technology 5V |
| CY7C342B-25JC | 制造商: 功能描述: 制造商:Cypress Semiconductor 功能描述: 制造商:undefined 功能描述: |
| CY7C342B-25JI | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 50MHz 0.65um (CMOS) Technology 5V 68-Pin PLCC |
| CY7C342B-25RMB | 制造商:Cypress Semiconductor 功能描述:128-MACROCELL MAX EPLD |
發(fā)布緊急采購，3分鐘左右您將得到回復。