參數(shù)資料
型號: CY7C342B-20JI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: 128-Macrocell MAX EPLDs
中文描述: OT PLD, 33 ns, PQCC68
封裝: PLASTIC, LCC-68
文件頁數(shù): 2/14頁
文件大?。?/td> 350K
代理商: CY7C342B-20JI
CY7C342B
USE ULTRA37000
TM
FOR
ALL NEW DESIGNS
Document #: 38-03014 Rev. *B
Page 2 of 14
Selection Guide
7C342B-15
15
7C342B-20
20
7C342B-25
25
7C342B-30
30
7C342B-35
35
Unit
ns
Maximum Access Time
Pin Configurations
I/O
Top View
HLCC, PLCC
7
6
4
5
3
11
12
13
14
15
10
9
8
43
42
44
45
46
21
22
23
24
25
2627
41
40
2
1
18
19
20
17
16
28 29
31
30
32 33
36
35
37 38 39
34
52
51
50
49
48
47
VC
53
54
55
60
59
58
57
56
66 65
63
64
62
68 67
61
I/O
I/O
I/O
I/O
I/O
I/O
V
CC
I
I
I
G
I
I
I
I
I
I
I
I
I
I
I
I
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VC
I
I
G
I
I
I
I
I
I
I
I
I
I
I
I
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
V
CC
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
V
CC
I/O
INPUT/
CLK
INPUT
GND
I/O
I/O
I/O
I/O
V
CC
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
V
CC
INPUT
INPUT
GND
INPUT
I/O
INPUT
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
V
CC
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
PGA
Bottom View
I/O
INPUT INPUT
I/O
I/O
I/O
I/O
I/O
I/O
L
K
J
H
G
F
E
D
C
B
A
1
2
3
4
5
6
7
8
9
10
11
7C342B
7C342B
相關(guān)PDF資料
PDF描述
CY7C342B-25HC 128-Macrocell MAX EPLDs
CY7C342B-25HI 128-Macrocell MAX EPLDs
CY7C342B-25JC 128-Macrocell MAX EPLDs
CY7C342B-25JI 128-Macrocell MAX EPLDs
CY7C342B-25RC 128-Macrocell MAX EPLDs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C342B-25HC 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 50MHz 0.65um Technology 5V 68-Pin Windowed LCC
CY7C342B-25HMB 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 128 Macro Cells 33.3MHz 0.8um (CMOS) Technology 5V
CY7C342B-25JC 制造商: 功能描述: 制造商:Cypress Semiconductor 功能描述: 制造商:undefined 功能描述:
CY7C342B-25JI 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 50MHz 0.65um (CMOS) Technology 5V 68-Pin PLCC
CY7C342B-25RMB 制造商:Cypress Semiconductor 功能描述:128-MACROCELL MAX EPLD