- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9594 > CY28551LFXCT (Silicon Laboratories Inc)IC CLOCK INTEL/AMD SIS VIA 64QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | CY28551LFXCT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 10/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK INTEL/AMD SIS VIA 64QFN |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 類型： | 時(shí)鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 主要目的： | Intel CPU，AMD CPU |
| 輸入： | 晶體 |
| 輸出： | HCSL，LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:23 |
| 差分 - 輸入:輸出： | 無(wú)/是 |
| 頻率 - 最大： | 400MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-QFN（9x9） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
CY28551
....................Document #: 001-05675 Rev. *C Page 18 of 28
CLKREQ# Clarification
The CLKREQ# signals are active LOW inputs used to cleanly
stop and start selected SRC outputs. The outputs controlled
by CLKREQ# are determined by the settings in register bytes
10 and 11. The CLKREQ# signal is a debounced signal in that
its state must remain unchanged during two consecutive rising
edges of DIFC to be recognized as a valid assertion or
deassertion. (The assertion and deassertion of this signal is
absolutely asynchronous.)
CLKREQ# Assertion
All differential outputs that were stopped will resume normal
operation in a glitch-free manner. The maximum latency from
the deassertion to active outputs is between 2 and 6 PCIEX
clock periods (2 clocks are shown) with all CLKREQ# outputs
resuming simultaneously. If the CLKREQ# drive mode is
tri-state, all stopped PCIEX outputs must be driven HIGH
within 10 ns of CLKREQ# deassertion to a voltage greater than
200 mV.
CLKREQ# Deassertion
The impact of asserting the CLKREQ# pins is that all DIF
outputs that are set in the control registers to stoppable via
assertion of CLKREQ# are to be stopped after their next
transition. When the control register CLKREQ# drive mode bit
is programmed to '0', the final state of all stopped PCIEX
signals is PCIEXT clock = HIGH and PCIEXC = LOW. There
will be no change to the output drive current values. SRCT will
be driven HIGH with a current value equal 6 x Iref. When the
control register CLKREQ# drive mode bit is programmed to '1',
the final state of all stopped DIF signals is LOW; both PCIEXT
clock and PCIEXC clock outputs will not be driven.
Tsu _ p c i_stp# >
10ns
PC I_ STP#
PC I_ F
PC I
P C IE X 10 0M H z
Figure 7. PCI_STP# Assertion
PCI_STP#
PCI_F
PCI
PCIEX 100MHz
Tdrive_PCIEX <15 ns
Figure 8. PCI_STP# Deassertion
P CIEXC (stoppable)
PC IE XT(stoppable)
P C IEX C (free running )
PC IE XT(free running)
PE _R EQ #
Tdrive_PE_R EQ #
< 10 ns
Figure 9. CLKREQ# Deassertion
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL83088EIU | IC TXRX RS485/422 5V ESD 8-MSOP |
| ISL83080EIB-T | IC TXRX RS485/422 5V ESD 14-S |
| VE-B3W-MY-S | CONVERTER MOD DC/DC 5.5V 50W |
| VE-B2T-MY-S | CONVERTER MOD DC/DC 6.5V 50W |
| VI-B2N-MY-S | CONVERTER MOD DC/DC 18.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2862-000 | 制造商:TE Connectivity 功能描述:82A0111-4-9-G110 |
| CY2863-000 | 制造商:TE Connectivity 功能描述:82A0111-8-9-G110 - Bulk |
| CY28800 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:100-MHz Differential Buffer for PCI Express and SATA |
| CY28800OXC | 功能描述:時(shí)鐘緩沖器 PCI Express & Sata Diff Buffer 100MHz RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY28800OXCT | 功能描述:時(shí)鐘緩沖器 PCI Express & Sata Diff Buffer 100MHz RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。