參數(shù)資料
型號(hào)： COP885BC
廠商： National Semiconductor Corporation
英文描述： 8-Bit CMOS ROM Based Microcontrollers with 2k Memory, Comparators, and CAN Interface(8位基于CMOS ROM帶2K存儲(chǔ)器，比較器和CAN接口的微控制器)
中文描述： 8位的CMOS基于ROM與2K內(nèi)存，比較器和CAN接口（8位基于ROM的帶2K的CMOS存儲(chǔ)器，比較器和CAN微控制器接口的微控制器）
文件頁(yè)數(shù)： 23/57頁(yè)
文件大?。?/td> 677K
代理商： COP885BC
Functional Block Description of
the CAN Interface
(Continued)
Transceive Logic (TCL)
The TCL is a state machine which incorporates the bit stuff
logic and controls the output drivers, CRC logic and the
Rx/Tx shift registers. It also controls the synchronization to
the bus with the CAN clock signal generated by the BTL.
Error Management Logic (EML)
The EML is responsible for the fault confinement of the CAN
protocol. It is also responsible for changing the error
counters, setting the appropriate error flag bits and interrupts
and changing the error status (passive, active and bus off).
Cyclic Redundancy Check (CRC) Generator and
Register
The CRC Generator consists of a 15-bit shift register and the
logic required to generate the checksum of the destuffed bit-
stream. It informs the EML about the result of a receiver
checksum.
The checksum is generated by the polynomial:
χ
15
+
χ
14
+
χ
10
+
χ
8
+
χ
7
+
χ
4
+
χ
3
+ 1
Receive/Transmit (Rx/Tx) Registers
The Rx/Tx registers are 8-bit shift registers controlled by the
TCL and the BSP. They are loaded or read by the Interface
Management Logic, which holds the data to be transmitted
or the data that was received.
Bit Time Logic (BTL)
The bit time logic divider divides the CKI input clock by the
value defined in the CAN prescaler (CSCAL) and bus timing
register (CTIM). The resultig bit time (tcan) can be computed
by the formula:
Where divider is the value of the clock prescaler, PS is the
programmable value of phase segment 1 and 2 (1..8) and
PPS the programmed value of the propagation segment
(1..8) (located in CTIM).
Bus Timing Considerations
The internal architecture of the CAN interface has been op-
timized to allow fast software response times within mes-
sages of more than two data bytes. The TBE (Transmit
Buffer Empty) bit is set on the last bit of odd data bytes when
CAN internal sample points are high.
It is the user’s responsibility to ensure that the time between
setting TBE and a reload of TxD2 is longer than the length of
phase segment 2 as indicated in the following equation:
Table 2 shows examples of the minimum required t
for
different CSCAL settings based on a clock frequency of
10 MHz. Lower clock speeds require recalculation of the
CAN bit rate and the mimimum t
LOAD
.
TABLE 2. CAN Timing (CKI = 10 MHz t
c
= 1 μs)
PS
CSCAL
CAN Bit Rate (kbit/s)
Minimum
t
LOAD
(μs)
2.0
5.0
8.0
12.5
20
50
100
4
4
4
4
4
4
4
3
9
250
100
62
40
25
10
5
15
24
39
99
199
Figure 19 illustrates the minimum time required for t
LOAD
.
DS012067-50
FIGURE 18. Bit Rate Generation
DS012067-51
FIGURE 19. TBE Timing
C
www.national.com
23
相關(guān)PDF資料
PDF描述
COP884CF 8-Bit CMOS ROM Based Microcontrollers with 4k Memory and A/D Converter
COP884CG Dual Low-Voltage Rail-to-Rail Output Operational Amplifier 8-MSOP -40 to 125
COP884CS Dual Low-Voltage Rail-to-Rail Output Operational Amplifier 8-SOIC -40 to 125
COP884EG Dual Low-Voltage Rail-to-Rail Output Operational Amplifier 8-SOIC -40 to 125
COP884EK Dual Low-Voltage Rail-to-Rail Output Operational Amplifier 8-TSSOP -40 to 125
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
COP885BC-XXX/WM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
COP888CF 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based Microcontrollers with 4k Memory and A/D Converter
COP888CFMHD-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
COP888CFMHD-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
COP888CFMHEL-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*