- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379931 > COP885BC (National Semiconductor Corporation) 8-Bit CMOS ROM Based Microcontrollers with 2k Memory, Comparators, and CAN Interface(8位基于CMOS ROM帶2K存儲器，比較器和CAN接口的微控制器) PDF資料下載
參數(shù)資料
| 型號： | COP885BC |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 8-Bit CMOS ROM Based Microcontrollers with 2k Memory, Comparators, and CAN Interface(8位基于CMOS ROM帶2K存儲器，比較器和CAN接口的微控制器) |
| 中文描述： | 8位的CMOS基于ROM與2K內(nèi)存，比較器和CAN接口（8位基于ROM的帶2K的CMOS存儲器，比較器和CAN微控制器接口的微控制器） |
| 文件頁數(shù)： | 22/57頁 |
| 文件大?。?/td> | 677K |
| 代理商： | COP885BC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
CAN Interface Block
(Continued)
Fully automatic transmission on error is supported for mes-
sages not longer than two bytes. Messages which are longer
than two bytes have to be processed by software.
The interface is compatible with CAN Specification 2.0 part
B, without the capability to receive/transmit extended
frames. Extended frames on the bus are checked and ac-
knowledged according to the CAN specification.
The maximum bus speed achievable with the CAN interface
is a function of crystal frequency, message length and soft-
ware overhead. The device can support a bus speed of up to
1 Mbit/s with a 10 MHz oscillator and 2 byte messages. The
1 Mbit/s bus speed refers to the rate at which protocol and
data bits are transferred on the bus. Longer messages re-
quire slower bus speeds due to the time required for soft-
ware intervention between data bytes. The device will sup-
port a maximum of 125k bit/s with eight byte messages and
a 10 MHz oscillator.
Functional Block Description of
the CAN Interface
Interface Management Logic (IML)
The IML executes the CPU’s transmission and reception
commands and controls the data transfer between CPU,
Rx/Tx and CAN registers. It provides the CAN Interface with
Rx/Tx data from the memory mapped Register Block. It also
sets and resets the CAN status information and generates
interrupts to the CPU.
Bit Stream Processor (BSP)
The BSP is a sequencer controlling the data stream between
The Interface Management Logic (parallel data) and the bus
line (serial data). It controls the transceive logic with regard
to reception and arbitration, and creates error signals ac-
cording to the bus specification
DS012067-49
FIGURE 17. CAN Interface Block Diagram
C
www.national.com
22
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| COP884CF | 8-Bit CMOS ROM Based Microcontrollers with 4k Memory and A/D Converter |
| COP884CG | Dual Low-Voltage Rail-to-Rail Output Operational Amplifier 8-MSOP -40 to 125 |
| COP884CS | Dual Low-Voltage Rail-to-Rail Output Operational Amplifier 8-SOIC -40 to 125 |
| COP884EG | Dual Low-Voltage Rail-to-Rail Output Operational Amplifier 8-SOIC -40 to 125 |
| COP884EK | Dual Low-Voltage Rail-to-Rail Output Operational Amplifier 8-TSSOP -40 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COP885BC-XXX/WM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| COP888CF | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based Microcontrollers with 4k Memory and A/D Converter |
| COP888CFMHD-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| COP888CFMHD-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| COP888CFMHEL-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。