- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378447 > CIP3250A (MICRONAS SEMICONDUCTOR HOLDING AG) Component Interface Processor PDF資料下載
參數(shù)資料
| 型號： | CIP3250A |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 元件分類： | 消費家電 |
| 英文描述： | Component Interface Processor |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 8/44頁 |
| 文件大?。?/td> | 326K |
| 代理商： | CIP3250A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADVANCE INFORMATION
CIP 3250A
8
Micronas
weighting factors (ct) and (sat), the user can select be-
tween rounding and two different modes of noise shap-
ing (1 bit error diffusion or 2 bit error diffusion).
Rounding
1 bit
Err. Diff.
2 bit
Err. Diff.
ct
br
6
8
255
0
8
Select
I
2
C Registers
2
Fig. 2–2:
Luma Contrast & Brightness Adjustment
Y
Y
Rounding
1 bit
Err. Diff.
2 bit
Err. Diff.
sat
6
127
–
128
8
Select
I
2
C Registers
2
Fig. 2–3:
Chroma Saturation Adjustment
B
–
Y
V
U
R
–
Y
2.5. Delay Adjustment
–
DL1 to compensate internal processing delay of the
CIP 3250A in reference to digital YUVin
–
DL1 to compensate processing delay of the DIGIT
2000 SPU chroma channel in SECAM mode
–
DL2 to compensate delay between digital YUVin and
analog RGBin or FSY; as for example, produced by
ACVP or SPU.
To mix the analog RGB/YUV input signals and the digital
YUVin input signals at the soft mixer correctly, in refer-
ence to the horizontal synchronization pulse, two pro-
cessing delay adjustments can be made. In many sys-
tem applications, ICs in front of the CIP 3250A cause a
fixed processing delay in the digital YUVin path. There-
fore, a delay of up to 210 sample clocks can be pro-
grammed via I
2
C register <21>DL2 to match analog
RGB/YUV data with digital YUV data . If the delay is less
than 48 sample clocks, the DL1 block can be activated
(80 sample clocks) via I
2
C register <10>DL1ON to get
a value for <21>DL2 within the range of 48 to 210.
In applications where there will be no fixed delay be-
tween digital YUVin and analog RGB/YUV, the pixel
skew correction can be switched on via I
2
C register
<17>PXSKWON. In this mode, the DL2 block serves as
a variable delay to match the analog RGB/YUV data with
digital YUV data. The first pixel of analog RGB/YUV writ-
ten into the DL2 block (which works like a FIFO) is se-
lected by <21>DL2. Read of the DL2 block starts syn-
chronously with the AVI input, which in turn marks the
first pixel in digital YUV data (see Fig. 2
–
14). Care must
be taken that the number of pixels stored in DL2 block
must be within the limits of 48 to 210.
In case of SECAM processing in the DIGIT 2000 envi-
ronment, the digital luma and chroma signals do not
match in front of the CIP 3250A. Therefore, the I
2
C regis-
ter <10>SECAM must be enabled, and fine adjustment
has to be carried out within the ACVP.
2.6. Skew Filter
Two interpolation filters perform data orthogonalization
(= skew correction) for luma and chroma in case of a
non-line-locked system clock. The skew value is serially
input via the FSY input. In a system environment where
digital YUV data are orthogonal (e.g. DIGIT 3000), the
skew correction must be set to DIGIT 3000 mode via I
2
C
register <04>SKWCBS in order to apply skew correction
to analog RGB/YUV data only. Additionally, the skew
correction must be switched on via I
2
C register
<04>SKWON. This has to be done in order to mix the
analog input with the digital YUV input correctly and to
output the mixed YUV signal in an orthogonal format.
For standard DIGIT 2000 operation, the skew correction
should be switched off via I
2
C register <04>SKWON, in
order to output the mixed YUV data with the same skew
values as the digital YUV input. Only in special applica-
tions (e.g. multi media), where the output connects to a
field or frame memory which processes orthogonal data,
the skew correction for mixed YUV data has to be
switched on and set to DIGIT 2000 mode via I
2
C register
<04>SKWCBS.
2.7. Fast Blank Processing
–
mixing of RGB-path and YUV-path in YUV 4:4:4 format
controlled by the Fast Blank signal
–
linear or nonlinear mixing technique selectable
–
programmable polarity of Fast Blank signal
–
programmable step response of Fast Blank signal
–
RGB-path or YUV-path can be statically selected
–
Fast Blank signal monitoring
2.7.1. Soft Mixer
In the Fast Blank signal path, special hardware is sup-
plied to improve edge effects, such as blurring because
of band limiting in the analog front end. Different step re-
sponses are user selectable via I
2
C register <12>MIX-
AMP, still obtaining high quality phase resolution. Also,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CJF6668 | PNP SILICON PLANAR DARLINGTON POWER TRANSISTOR |
| CL680 | SINGLE-CHIP AUDIO/VIDEO/CD-ROM DECODER WITH INTEGRATED NTSC/PAL ENCODER |
| CLA17 | 10 TO 1000 MHz TO-8 CASCADABLE LIMITING AMPLIFIER |
| CLC40 | Fllstandssensoren Schaltverstarker Baureihe CLC |
| CLC401AJE-TR13 | Current-Feedback Operational Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CIP3542 | 制造商:CANOPUS 制造商全稱:CANOPUS 功能描述:Piezo Element |
| CIP3548 | 制造商:CANOPUS 制造商全稱:CANOPUS 功能描述:Piezo Element |
| CIPAW-C | 制造商:Panduit Corp 功能描述:PLASTIC SNAP-IN ICON WITH PHONE IMAGE 制造商:Panduit Corp 功能描述:PHONE ICON, ARCTIC WHITE - Bag |
| CIPBL-C | 功能描述:電線導(dǎo)管 Phone Icon, Black RoHS:否 制造商:Panduit 類型:Slotted SideWall Open finger design wiring cut 材料:Polypropylene 顏色:Light Gray 大小: 最大光束直徑: 抗拉強度: 外部導(dǎo)管寬度:25 mm 外部導(dǎo)管高度:25 mm |
| CIPBU-C | 功能描述:電線導(dǎo)管 Phone Icon, Blue RoHS:否 制造商:Panduit 類型:Slotted SideWall Open finger design wiring cut 材料:Polypropylene 顏色:Light Gray 大小: 最大光束直徑: 抗拉強度: 外部導(dǎo)管寬度:25 mm 外部導(dǎo)管高度:25 mm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。