TM CPU 1.1.1. Fully 8051 Compatible The C8051F000 f" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� C8051F005DK
寤犲晢锛� Silicon Laboratories Inc
鏂囦欢闋佹暩(sh霉)锛� 24/171闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� DEV KIT FOR F005/006/007
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
椤炲瀷锛� MCU
閬╃敤浜庣浉闂�(gu膩n)鐢�(ch菐n)鍝侊細 Silicon Laboratories C8051 F005/006/007
鎵€鍚墿鍝侊細 瑭曚及鏉匡紝闆绘簮锛孶SB 绶氱簻锛岄仼閰嶅櫒鍜屾枃妾�
鐢�(ch菐n)鍝佺洰閷勯爜闈細 626 (CN2011-ZH PDF)
鐩搁棞(gu膩n)鐢�(ch菐n)鍝侊細 C8051F007-GQR-ND - IC 8051 MCU 32K FLASH 32LQFP
C8051F006-GQR-ND - IC 8051 MCU 32K FLASH 48TQFP
C8051F005-GQR-ND - IC 8051 MCU 32K FLASH 64TQFP TAP
336-1190-ND - IC 8051 MCU 32K FLASH 32LQFP
336-1189-ND - IC 8051 MCU 32K FLASH 48TQFP
336-1187-ND - IC 8051 MCU 32K FLASH 64TQFP
鍏跺畠鍚嶇ū锛� 336-1188
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�鐣�(d膩ng)鍓嶇24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�绗�119闋�绗�120闋�绗�121闋�绗�122闋�绗�123闋�绗�124闋�绗�125闋�绗�126闋�绗�127闋�绗�128闋�绗�129闋�绗�130闋�绗�131闋�绗�132闋�绗�133闋�绗�134闋�绗�135闋�绗�136闋�绗�137闋�绗�138闋�绗�139闋�绗�140闋�绗�141闋�绗�142闋�绗�143闋�绗�144闋�绗�145闋�绗�146闋�绗�147闋�绗�148闋�绗�149闋�绗�150闋�绗�151闋�绗�152闋�绗�153闋�绗�154闋�绗�155闋�绗�156闋�绗�157闋�绗�158闋�绗�159闋�绗�160闋�绗�161闋�绗�162闋�绗�163闋�绗�164闋�绗�165闋�绗�166闋�绗�167闋�绗�168闋�绗�169闋�绗�170闋�绗�171闋�
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
1.1.
CIP-51
TM CPU
1.1.1.
Fully 8051 Compatible
The C8051F000 family utilizes Silicon Laboratories鈥� proprietary CIP-51 microcontroller core. The CIP-51 is fully
compatible with the MCS-51
TM instruction set. Standard 803x/805x assemblers and compilers can be used to
develop software.
The core has all the peripherals included with a standard 8052, including four 16-bit
counter/timers, a full-duplex UART, 256 bytes of internal RAM space, 128 byte Special Function Register (SFR)
address space, and four byte-wide I/O Ports.
1.1.2.
Improved Throughput
The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051
architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to
execute with a maximum system clock of 12-to-24MHz.
By contrast, the CIP-51 core executes 70% of its
instructions in one or two system clock cycles, with only four instructions taking more than four system clock
cycles.
The CIP-51 has a total of 109 instructions. The number of instructions versus the system clock cycles to execute
them is as follows:
Instructions
26
50
5
14
7
3
1
2
1
Clocks to Execute
1
2
2/3
3
3/4
4
4/5
5
8
With the CIP-51鈥檚 maximum system clock at 25MHz, it has a peak throughput of 25MIPS. Figure 1.4 shows a
comparison of peak throughputs of various 8-bit microcontroller cores with their maximum system clocks.
Figure 1.4. Comparison of Peak MCU Execution Speeds
5
10
15
20
ADuC812
8051
(16MHz
clk)
Philips
80C51
(33MHz
clk)
Microchip
PIC17C75x
(33MHz
clk)
Silicon Labs
CIP-51
(25MHz clk)
MIPS
25
Rev. 1.7
12
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
LM4040C25QDBZTG4 IC VREF SHUNT PREC 2.5V SOT-23-3
LB2016T330K INDUCTOR WOUND 33UH 85MA 0806
GEM12DTMN-S189 CONN EDGECARD 24POS R/A .156 SLD
LM4040C25IDBZTG4 IC VREF SHUNT PREC 2.5V SOT-23-3
GEM12DTMH-S189 CONN EDGECARD 24POS R/A .156 SLD
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
C8051F005DK-A 鍔熻兘鎻忚堪:DEV KIT FOR C8051F005/F006/F007 RoHS:鍚� 椤炲垾:绶ㄧ▼鍣紝闁嬬櫦(f膩)绯荤当(t菕ng) >> 閬庢檪/鍋滅敘(ch菐n)闆朵欢绶ㄨ櫉 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 椤炲瀷:MCU 閬╃敤浜庣浉闂�(gu膩n)鐢�(ch菐n)鍝�:Freescale MC68HC908LJ/LK锛�80-QFP ZIF 鎻掑彛锛� 鎵€鍚墿鍝�:闈㈡澘銆佺簻绶氥€佽粺浠�銆佹暩(sh霉)鎿�(j霉)琛ㄥ拰鐢ㄦ埗鎵嬪唺 鍏跺畠鍚嶇ū:520-1035
C8051F005DK-B 鍔熻兘鎻忚堪:DEV KIT FOR C8051F005/F006/F007 RoHS:鍚� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 閬庢檪/鍋滅敘(ch菐n)闆朵欢绶ㄨ櫉 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 椤炲瀷:MCU 閬╃敤浜庣浉闂�(gu膩n)鐢�(ch菐n)鍝�:Freescale MC68HC908LJ/LK锛�80-QFP ZIF 鎻掑彛锛� 鎵€鍚墿鍝�:闈㈡澘銆佺簻绶�銆佽粺浠躲€佹暩(sh霉)鎿�(j霉)琛ㄥ拰鐢ㄦ埗鎵嬪唺 鍏跺畠鍚嶇ū:520-1035
C8051F005DK-E 鍔熻兘鎻忚堪:DEV KIT FOR C8051F005/F006/F007 RoHS:鍚� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 閬庢檪/鍋滅敘(ch菐n)闆朵欢绶ㄨ櫉 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 椤炲瀷:MCU 閬╃敤浜庣浉闂�(gu膩n)鐢�(ch菐n)鍝�:Freescale MC68HC908LJ/LK锛�80-QFP ZIF 鎻掑彛锛� 鎵€鍚墿鍝�:闈㈡澘銆佺簻绶�銆佽粺浠�銆佹暩(sh霉)鎿�(j霉)琛ㄥ拰鐢ㄦ埗鎵嬪唺 鍏跺畠鍚嶇ū:520-1035
C8051F005DK-H 鍔熻兘鎻忚堪:DEV KIT FOR C8051F005/F006/F007 RoHS:鍚� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 閬庢檪/鍋滅敘(ch菐n)闆朵欢绶ㄨ櫉 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 椤炲瀷:MCU 閬╃敤浜庣浉闂�(gu膩n)鐢�(ch菐n)鍝�:Freescale MC68HC908LJ/LK锛�80-QFP ZIF 鎻掑彛锛� 鎵€鍚墿鍝�:闈㈡澘銆佺簻绶�銆佽粺浠�銆佹暩(sh霉)鎿�(j霉)琛ㄥ拰鐢ㄦ埗鎵嬪唺 鍏跺畠鍚嶇ū:520-1035
C8051F005DK-J 鍔熻兘鎻忚堪:DEV KIT FOR C8051F005/F006/F007 RoHS:鍚� 椤炲垾:绶ㄧ▼鍣紝闁嬬櫦(f膩)绯荤当(t菕ng) >> 閬庢檪/鍋滅敘(ch菐n)闆朵欢绶ㄨ櫉 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 椤炲瀷:MCU 閬╃敤浜庣浉闂�(gu膩n)鐢�(ch菐n)鍝�:Freescale MC68HC908LJ/LK锛�80-QFP ZIF 鎻掑彛锛� 鎵€鍚墿鍝�:闈㈡澘銆佺簻绶�銆佽粺浠躲€佹暩(sh霉)鎿�(j霉)琛ㄥ拰鐢ㄦ埗鎵嬪唺 鍏跺畠鍚嶇ū:520-1035