參數(shù)資料
型號(hào): C3ENPA1-DS
英文描述: 5.0 or 3.3V, 256Kbit (32Kbit x 8) ZEROPOWER® SRAM
中文描述: ? - 3E的網(wǎng)絡(luò)處理器的數(shù)據(jù)資料硅修訂格A1
文件頁(yè)數(shù): 41/114頁(yè)
文件大小: 1893K
代理商: C3ENPA1-DS
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
Pin Descriptions Grouped by Function
41
MOTOROLA GENERAL BUSINESS INFORMATION
C3ENPA1-DS/D REV 03
SONET OC-12 Transceiver Interface Configuration
SONET Optical Carrier (OC) 12 is implemented by using one cluster of CPs. At any time, a
CP within a cluster spends half its time performing receive functions, and the other half
performing transmit functions.
Table 14
shows a CP Cluster configured for one OC-12
interface.
Table 14
OC-12 Signals Example
SIGNAL NAME*
PIN #
TOTAL
TYPE
I/O
LABEL
SIGNAL DESCRIPTION
CP
n
_0
Table 7
1
LVTTL
O
PD
TCLK
Deskewed Transmit Clock (77.76MHz). This clock is used to
synchronize the transmit data.
CP
n
_1
Table 7
1
LVTTL
I
PU
TCLKI
Transceiver Transmit Clock. This clock sets the frequency of the
transmit data and is typically sourced by the PHY chip.
CP
n
_2
Table 7
1
LVTTL
O
PD
O
PU
O
PD
O
PU
O
PU
nc
PD
nc
PU
O
PD
O
PU
O
PD
O
PU
nc
PU
nc
PD
I
PU
I
PD
I
PU
I
PD
I
PU
I
PU
TXD(0)
Transmit Data (byte-wide data, least significant bit)
CP
n
_3
Table 7
1
LVTTL
TXD(1)
Transmit Data
CP
n
_4
Table 7
1
LVTTL
TXD(2)
Transmit Data
CP
n
_5
Table 7
1
LVTTL
TXD(3)
Transmit Data
CP
n
_6
Table 7
1
LVTTL
00F
Out of Frame
CP
n+1
_0
Table 7
1
nc
nc
nc
CP
n+1
_1
Table 7
1
nc
nc
nc
CP
n+1
_2
Table 7
1
LVTTL
TXD(4)
Transmit Data
CP
n+1
_3
Table 7
1
LVTTL
TXD(5)
Transmit Data
CP
n+1
_4
Table 7
1
LVTTL
TXD(6)
Transmit Data
CP
n+1
_5
Table 7
1
LVTTL
TXD(7)
Transmit Data (byte-wide data, most significant bit)
CP
n+1
_6
Table 7
1
nc
nc
nc
CP
n+2
_0
Table 7
1
nc
nc
nc
CP
n+2
_1
Table 7
1
LVTTL
RCLK
Receive Clock (77.76MHz)
CP
n+2
_2
Table 7
1
LVTTL
RXD(0)
Receive Data (byte-wide receive data, least significant bit)
CP
n+2
_3
Table 7
1
LVTTL
RXD(1)
Receive Data
CP
n+2
_4
Table 7
1
LVTTL
RXD(2)
Receive Data
CP
n+2
_5
Table 7
1
LVTTL
RXD(3)
Receive Data
CP
n+2
_6
Table 7
1
LVTTL
FP
Frame Synchronization Pulse. This is valid during the third A2 of
the receive SONET frame.
CP
n+3
_0
Table 7
1
nc
nc
PD
nc
nc
F
n
.
相關(guān)PDF資料
PDF描述
C3ENPB0-DS 4 Mbit (512 Kbit x 8) ZEROPOWER® SRAM
C3F189AD 4 Mbit (512 Kbit x 8) ZEROPOWER® SRAM
C3GD 5V, 64Kbit (8Kbit x 8) ZEROPOWER® SRAM
C5GDS 4-BIT MAGNITUDE COMPARATOR
C5RDL 8-INPUT NAND/AND GATE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C3ENPB0-DS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-3e Network Processor Data Sheet Silicon Revision B0
C3F 功能描述:XLR 連接器 3 PIN FEMALE RECEPT RoHS:否 制造商:Neutrik 標(biāo)準(zhǔn):Standard XLR 產(chǎn)品類型:Connectors 型式:Female 位置/觸點(diǎn)數(shù)量:3 端接類型:Solder 安裝風(fēng)格:Cable 方向:Vertical
C3F002KBS 制造商:Hammond Power Solutions 功能描述:TRANSFORMER, DISTRIBUTION , ENCAPSULATED, 480V IN, 208Y/120V OUT, 2KVA
C3F002KDS 制造商:Hammond Power Solutions 功能描述:POTTED N3R 3PH CU 2kVA 480-240
C3F003DKS 制造商:Hammond Power Solutions 功能描述:TRANSFORMER, N3R 3PH 3KVA 240-480Y/277