- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366616 > C3ENPA1-DS 5.0 or 3.3V, 256Kbit (32Kbit x 8) ZEROPOWER® SRAM PDF資料下載
參數(shù)資料
| 型號： | C3ENPA1-DS |
| 英文描述： | 5.0 or 3.3V, 256Kbit (32Kbit x 8) ZEROPOWER® SRAM |
| 中文描述： | ? - 3E的網(wǎng)絡(luò)處理器的數(shù)據(jù)資料硅修訂格A1 |
| 文件頁數(shù)： | 31/114頁 |
| 文件大?。?/td> | 1893K |
| 代理商： | C3ENPA1-DS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
Pin Descriptions Grouped by Function
31
MOTOROLA GENERAL BUSINESS INFORMATION
C3ENPA1-DS/D REV 03
Clock Signals
Table 6
describes the C-3e NP clock signals.
CP Interface Signals
The C-3e NP
’
s 8 external CPs support various network physical interfaces, providing a
serial interface to the PHY layer. Interfaces are configured via bits in the C-3e NP register
set. Many interfaces are possible by programming the configuration registers. CPs can be
used individually or in a cluster (four CPs) to implement the various interfaces.
Table 7
provides a quick reference of all the CP pins organized by clusters. There are seven
physical I/O pins associated with each CP All pins are capable of receiving data, with some
configurable to be input clocks, output clocks, or data drivers. In addition, pairs of pins can
be configured as differential pairs for LVPECL compatibility.
In the case of RMII, OC-3, DS1, and DS3, the drivers and receivers at the pin are locally
configured to match the relevant PHY or Framer chip. OC-12 uses the aggregation of four
CPs (one cluster), while GMII and Ten Bit Interface (TBI) can use either eight CPs (four for
receive and four for transmit) or four CPs that share the transmit and receive functions for
non-wire speed applications.
During CP aggregation, all 28 pins associated with a cluster are routed to all of the Serial
Data Processors (SDPs) in that cluster. This allows round-robin usage of portions of the
SDPs, with each getting access to the necessary I/O pins.
Table 6
Clock and Reference Signals
SIGNAL NAME
PIN #
TOTAL
TYPE
I/O
SIGNAL DESCRIPTION
SCLK*
SCLKX*
*
SCLK and SCLKX must not be AC-coupled.
If any of the CPs are configured for LVPECL operation (OC3) using the pin mode registers, then CPREF must
be wired to an external reference, as specified in
Table 34
on page 73. If none of the CPs are configured for
LVPECL operation, then the CPREF pin can be left unconnected.
F14
F15
1
1
LVPECL
LVPECL
I
I
Core Clock Rate (Differential)
CCLK0
F16
1
LVTTL
I
PD
I
PD
I
PD
I
PD
I
PD
Programmable CP Clock Input
CCLK1
E16
1
LVTTL
Programmable CP Clock Input
CCLK2
E15
1
LVTTL
Programmable CP Clock Input
CCLK3
E14
1
LVTTL
Programmable CP Clock Input
CPREF
D16
1
LVPECL
Reference
TOTAL
7
F
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C3ENPB0-DS | 4 Mbit (512 Kbit x 8) ZEROPOWER® SRAM |
| C3F189AD | 4 Mbit (512 Kbit x 8) ZEROPOWER® SRAM |
| C3GD | 5V, 64Kbit (8Kbit x 8) ZEROPOWER® SRAM |
| C5GDS | 4-BIT MAGNITUDE COMPARATOR |
| C5RDL | 8-INPUT NAND/AND GATE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C3ENPB0-DS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-3e Network Processor Data Sheet Silicon Revision B0 |
| C3F | 功能描述:XLR 連接器 3 PIN FEMALE RECEPT RoHS:否 制造商:Neutrik 標(biāo)準(zhǔn):Standard XLR 產(chǎn)品類型:Connectors 型式:Female 位置/觸點數(shù)量:3 端接類型:Solder 安裝風(fēng)格:Cable 方向:Vertical |
| C3F002KBS | 制造商:Hammond Power Solutions 功能描述:TRANSFORMER, DISTRIBUTION , ENCAPSULATED, 480V IN, 208Y/120V OUT, 2KVA |
| C3F002KDS | 制造商:Hammond Power Solutions 功能描述:POTTED N3R 3PH CU 2kVA 480-240 |
| C3F003DKS | 制造商:Hammond Power Solutions 功能描述:TRANSFORMER, N3R 3PH 3KVA 240-480Y/277 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。