- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166131 > AK4665AEN SPECIALTY CONSUMER CIRCUIT, QCC32 PDF資料下載
參數(shù)資料
| 型號： | AK4665AEN |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, QCC32 |
| 封裝： | 5 X 5 MM, 0.50 MM PITCH, LEAD FREE, QFN-32 |
| 文件頁數(shù)： | 5/52頁 |
| 文件大?。?/td> | 522K |
| 代理商： | AK4665AEN |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ASAHI KASEI
[AK4665A]
MS0440-E-01
2006/05
- 13 -
OPERATION OVERVIEW
System Clock
The external clocks required to operate the AK4665A are MCLK (256fs/512fs), LRCK (fs) and BICK. The master clock
(MCLK) should be synchronized with sampling clock (LRCK). The phase between these clocks does not matter. The
sampling frequency is selected by FS3-0 bits (refer to Table 1). The frequency of MCLK is detected automatically, and
the internal master clock becomes the appropriate frequency. Table 2 shows system clock example.
FS3
FS2
FS1
FS0
fs
0
44.1kHz
Default
0
1
32kHz
0
1
0
48kHz
1
0
22.05kHz
1
0
1
16kHz
1
0
1
0
24kHz
1
0
11.025kHz
1
0
1
8kHz
1
0
12kHz
Others
N/A
Table 1. Sampling Frequency
LRCK
MCLK (MHz)
BICK (MHz)
fs
256fs
512fs
64fs
8kHz
2.048
4.096
0.512
11.025kHz
2.8224
5.6448
0.7056
12kHz
3.072
6.144
0.768
16kHz
4.096
8.192
1.024
22.05kHz
5.6448
11.2896
1.4112
24kHz
6.144
12.288
1.536
32kHz
8.192
16.384
2.048
44.1kHz
11.2896
22.5792
2.8224
48kHz
12.288
24.576
3.072
Table 2. Systems Clock Example
External clocks (MCLK, BICK and LRCK) are needed to operate ADC, DAC, ALC2 or HP-Amp. External clocks are
also needed for each path setting of HP-Amp (DACHL, LINHL, MINHL, DACHR, RINHR, MINHR and HPMTN bits)
and Lineout (DACL, LINL, MINL, DACR, RINR and MINR bits) when MOFF8 bit = “0” or MOFF9 bit = “0”. All
external clocks (MCLK, BICK and LRCK) should always be present whenever ADC, DAC, ALC2 or HP-Amp is in
normal operation mode (PMADC bit = “1”, PMDAC bit = “1”, PMLO=ALC2 bits = “1” or PMCP=PMHPL=PMHPR
bits = “1”). If these clocks are not provided, the AK4665A may draw excess current and will not operate properly because
it utilizes these clocks for internal dynamic refresh of registers. If the external clocks are not present, the AK4665A
should be placed in power-down mode (PDN pin = “L” or PMADC=PMDAC=ALC2=PMCP=PMHPL=PMHPR bits =
“0”).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK5368192WP-80 | 8M X 36 FAST PAGE DRAM MODULE, 80 ns, SMA72 |
| AK5385A | 24BIT 192KHZ ADC |
| AK8406A | AK8406A |
| AK8432 | 6CH 10bit 40MSPS】3 |
| AK8850 | NTSC Digital Video Decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4666VQ | 功能描述:IC CODEC STEREO 20BIT LQFP 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1,000 |
| AK4671 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP-AMP |
| AK4671_10 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP-AMP |
| AK4671EG | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP-AMP |
| AK4673 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP-AMP and Touch Screen Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。